- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply
- Speed of Bipolar FCT, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ±24-mA Output Drive Current
 - Fanout to 15 FCT Devices
 - Drives 50-Ω Transmission Lines
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

CD54AC04...F PACKAGE CD74AC04...E OR M PACKAGE (TOP VIEW) 1A V_{CC} 1Y 📙 ☐ 6A 13 2A 🛮 3 12 **[**] 6Y 2Y 🛮 4 11 📙 5A 3A 🛮 5 10 5Y 9 🛮 4A 3Y [6 GND [] 7 4Y 8

description

The 'AC04 devices contain six independent inverters. The devices perform the Boolean function $Y = \overline{A}$.

ORDERING INFORMATION


| TA | PAC | KAGE† | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|----------|---------------|--------------------------|---------------------|
| | PDIP – E | Tube | CD74AC04E | CD74AC04E |
| -40°C to 85°C | 0010 14 | Tube | CD74AC04M | 100414 |
| | SOIC - M | Tape and reel | CD74AC04M96 | AC04M |
| –55°C to 125°C | CDIP - F | Tube | CD54AC04F3A | CD54AC04F3A |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each inverter)

| INPUT A | OUTPUT Y |
|------------|-------------|
| Н | L |
| L | Н |


logic symbol‡



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SCHS305 - JANUARY 2001

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | 0.5 V to 6 V |
|--|----------------|
| Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1) | ±20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±50 mA |
| Continuous current through V _{CC} or GND | ±100 mA |
| Package thermal impedance, θ _{JA} (see Note 2): E package | 80°C/W |
| M package | |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

| | | | T _A = 25°C | | CD54AC04 | | CD74AC04 | | |
|----------------|------------------------------------|--|-----------------------|------|----------|------|----------|------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | | 1.5 | 5.5 | 1.5 | 5.5 | 1.5 | 5.5 | V |
| | | V _{CC} = 1.5 V | 1.2 | | 1.2 | | 1.2 | | |
| ٧ıн | High-level input voltage | V _{CC} = 3 V | 2.1 | | 2.1 | | 2.1 | | V |
| | | V _{CC} = 5.5 V | 3.85 | | 3.85 | | 3.85 | | |
| | | V _{CC} = 1.5 V | | 0.3 | | 0.3 | | 0.3 | V |
| V_{IL} | Low-level input voltage | V _{CC} = 3 V | | 0.9 | | 0.9 | | 0.9 | |
| | | V _{CC} = 5.5 V | | 1.65 | | 1.65 | | 1.65 | |
| VI | Input voltage | | 0 | VCC | 0 | VCC | 0 | VCC | V |
| VO | Output voltage | | 0 | VCC | 0 | VCC | 0 | VCC | V |
| 1 | Lligh lovel output ourrent | V _{CC} = 4.5 V | | -24 | | -24 | | -24 | A |
| ЮН | High-level output current | V _{CC} = 5.5 V | | -24 | | -24 | | -24 | mA |
| 1 | Lave lavel autout aumant | V _{CC} = 4.5 V | | 24 | | 24 | | 24 | |
| lOL | Low-level output current | V _{CC} = 5.5 V | | 24 | | 24 | | 24 | mA |
| A4/A | land the mitter wise on fall mate | $V_{CC} = 1.5 \text{ V to 3 V}$ | 0 | 50 | 0 | 50 | 0 | 50 | 0/ |
| Δt/Δv | Input transition rise or fall rate | $V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$ | 0 | 20 | 0 | 20 | 0 | 20 | ns/V |
| T _A | Operating free-air temperature | | | | -55 | 125 | -40 | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | CAMPITIONIC | | T _A = 1 | 25°C | CD54/ | AC04 | CD74/ | AC04 | |
|----------------|---|--------------------------------------|-----------------|--------------------|------|-------|------|-------|------|------|
| PARAMETER | TEST CONDITIONS | | V _{CC} | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | 1.5 V | 1.4 | | 1.4 | | 1.4 | | |
| | | I _{OH} = -50 μA | 3 V | 2.9 | | 2.9 | | 2.9 | | |
| | | | 4.5 V | 4.4 | | 4.4 | | 4.4 | | V |
| Voн | VI = VIH or VIL | $I_{OH} = -4 \text{ mA}$ | 3 V | 2.58 | | 2.4 | | 2.48 | | |
| | | $I_{OH} = -24 \text{ mA}$ | 4.5 V | 3.94 | | 3.7 | | 3.8 | | |
| | | $I_{OH} = -50 \text{ mA}^{\dagger}$ | 5.5 V | | | 3.85 | | | | |
| | | $I_{OH} = -75 \text{ mA}^{\dagger}$ | 5.5 V | | | | | 3.85 | | |
| | | | 1.5 V | | 0.1 | | 0.1 | | 0.1 | |
| | | I _{OL} = 50 μA | 3 V | | 0.1 | | 0.1 | | 0.1 | |
| | | | 4.5 V | | 0.1 | | 0.1 | | 0.1 | |
| VOL | VI = VIH or VIL | I _{OL} = 12 mA | 3 V | | 0.36 | | 0.5 | | 0.44 | V |
| | | I _{OL} = 24 mA | 4.5 V | | 0.36 | | 0.5 | | 0.44 | |
| | | I _{OL} = 50 mA [†] | 5.5 V | | | | 1.65 | | | |
| | | I _{OL} = 75 mA [†] | 5.5 V | | | | | | 1.65 | |
| IĮ | V _I = V _{CC} or GND | | 5.5 V | | ±0.1 | | ±1 | | ±1 | μΑ |
| lcc | $V_I = V_{CC}$ or GND, | I _O = 0 | 5.5 V | | 4 | | 80 | | 40 | μΑ |
| C _i | | | | | 10 | | 10 | | 10 | pF |

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 1.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER FROM | | ТО | CD54AC04 | | CD74AC04 | | LINUT |
|------------------|---------|----------|----------|----|----------|-----|-------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN M | AX | MIN | MAX | UNIT |
| ^t PLH | ٨ | V | | 81 | | 74 | 20 |
| ^t PHL | A | T | | 81 | | 74 | ns |

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| DADAMETED | FROM | то | CD54AC04 | | CD74AC04 | | |
|------------------|---------|----------|----------|-----|----------|-----|------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | UNIT |
| ^t PLH | ٨ | V | 2.3 | 9.1 | 2.3 | 8.3 | 20 |
| ^t PHL | A | 1 | 2.3 | 9.1 | 2.3 | 8.3 | ns |

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | то | CD54AC04 | | CD74AC04 | | LINUT |
|------------------|---------|----------|----------|-----|----------|-----|-------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | MAX | MIN | MAX | UNIT |
| ^t PLH | ٨ | V | 1.6 | 6.5 | 1.7 | 5.9 | 20 |
| ^t PHL | A | Y | 1.6 | 6.5 | 1.7 | 5.9 | ns |




CD54AC04, CD74AC04 HEX INVERTERS

SCHS305 – JANUARY 2001

operating characteristics, V_{CC} = 5 V, T_A = 25°C

| | PARAMETER | TYP | UNIT |
|-----------------|-------------------------------|-----|------|
| C _{pd} | Power dissipation capacitance | 105 | pF |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$. Phase relationships between waveforms are arbitrary.

OUTPUT ENABLE AND DISABLE TIMES

- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLH and tpHL are the same as tpd.
- G. tpzL and tpzH are the same as ten.
- H. tpl 7 and tpH7 are the same as tdis.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265