- Inputs Are TTL-Voltage Compatible
- Speed of Bipolar FCT, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ±24-mA Output Drive Current
 Fanout to 15 FCT Devices
 - Drives 50- Ω Transmission Lines
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

CD54AC CD74ACT0		OR M	
4		\square	
1A L	1	14	V _{CC}
1A [1Y [2	13	6A
2A 🛛	3	12	6Y
2Y [4	11	5A
3A [5	10	5Y
3Y [6	9	4A
GND [7	8	4Y

description

The 'ACT05 devices contain six independent inverters. These devices perform the Boolean function $Y = \overline{A}$. The open-drain outputs require pullup resistors to perform correctly, and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

ORDERING INFORMATION

T _A	PAC	KAGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74ACT05E	CD74ACT05E
–40°C to 85°C		Tube	CD74ACT05M	AOTOFN
SOIC – M Tape and reel		Tape and reel	CD74ACT05M96	ACT05M
–55°C to 125°C	CDIP – F	Tube	CD54ACT05F3A	CD54ACT05F3A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
Н	L
L	Z

logic symbol[‡]

1 A	1		1	\wedge	Κ	2	1Y
	3	<u> </u>		~		4	2Y
2A	5	<u> </u>				6	
3A	9	<u> </u>				8	3Y
4A	11	 				10	4Y
5A 6A	13	┝───				12	5Y 6Y
δA		1					σĭ

[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




 $Copyright @ 2001, Texas Instruments Incorporated \\ On products compliant to MIL-PRF-38535, all parameters are tested \\ unless otherwise noted. On all other products, production \\ processing does not necessarily include testing of all parameters. \\$

CD54ACT05, CD74ACT05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS

SCHS311 – JANUARY 2001

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): E package	80°C/W
M package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		T _A = 25°C		CD54A	CT05	CD74ACT05		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	0	VCC	V
VO	Output voltage	0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24		-24	mA
IOL	Low-level output current		24		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	0	10	ns/V
TA	Operating free-air temperature			-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



CD54ACT05, CD74ACT05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS

SCHS311 – JANUARY 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	7507.001		T _A = 25°C		CD54A	CT05	CD74A	CT05		
PARAMETER	TEST CONDITIONS		NS V _{CC}		x	MIN	MAX	MIN	MAX	UNIT
		I _{OL} = 50 μA	4.5 V	0.	1		0.1		0.1	
	., ., .,	I _{OL} = 24 mA	4.5 V	0.3	6		0.5		0.44	
VOL	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 50 mA†	5.5 V				1.65			V
		I _{OL} = 75 mA†	5.5 V						1.65	
l	$V_I = V_{CC} \text{ or } GND$		5.5 V	±0.	1		±1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		4		80		40	μA
ΔICC	$V_{I} = V_{CC} - 2.1 V$		4.5 V to 5.5 V	2.	4		3		2.8	mA
Ci				1	0		10		10	pF

⁺ Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
А	0.18
Linit load is Al	oo limit specified i

Unit load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

switching characteristics over recommended operating free-air temperature range, V_{CC} = $\,5$ V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то	CD54A	CT05	CD74A	CT05	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
^t PZL	A or P	V	2.3	9.3	2.4	8.5	
^t PLZ	A or B	ř	2.7	10.8	2.8	9.8	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$


	PARAMETER	TYP	UNIT
Cpd	Power dissipation capacitance	105	pF



CD54ACT05, CD74ACT05 HEX INVERTERS WITH OPEN-DRAIN OUTPUTS

SCHS311 - JANUARY 2001

PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated