

HARRIS SEMICONDUCTOR

T-43-21

CD54AC08/3A
CD54ACT08/3ASWITCHING CHARACTERISTICS: AC Series; $t_r, t_f = 3$ ns, $C_L = 50$ pF (Limits with black dots (•) are tested 100%.)

CHARACTERISTICS	SYMBOL	V_{CC} (V)	-55 to +125°C		UNITS
			MIN.	MAX.	
Propagation Delay Input to Output	t_{PLH}	1.5	—	109	ns
	t_{PHL}	3.3*	3.7	12.2	
		5†	2.6	8.7•	
Power Dissipation Capacitance	C_{PD} §	—	50 Typ.		pF
Input Capacitance	C_i	—	—	10	pF

SWITCHING CHARACTERISTICS: ACT Series; $t_r, t_f = 3$ ns, $C_L = 50$ pF (Limits with black dots (•) are tested 100%.)


CHARACTERISTICS	SYMBOL	V _{CC} (V)	-55 to +125° C		UNITS
			MIN.	MAX.	
Propagation Delay Input to Output	t _{PLH} t _{PHL}	5†	3.9	12.9•	ns
Power Dissipation Capacitance	C _{PD} §	—	50 Typ.		pF
Input Capacitance	C _i	—	—	10	pF

*3.3 V: min. Is @ 3.6 V
max. Is @ 3 V†5 V: min. Is @ 5.5 V
max. Is @ 4.5 V
min. Is @ 5.25 V for 0 to +70°C
max. Is @ 4.75 V for 0 to +70°C§ C_{PD} is used to determine the dynamic power consumption per gate.For AC, $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ For ACT, $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

6

CD54AC10/3A
CD54ACT10/3A**Triple 3-Input NAND Gate**

The RCA CD54AC10/3A and CD54ACT10/3A are triple 3-input NAND gates that utilize the new RCA ADVANCED CMOS LOGIC technology. The CD54AC10/3A and CD54ACT10/3A are supplied in 14-lead dual-in-line ceramic packages (F suffix).

**Package Specifications**

See Section 11, Fig. 10

**FUNCTIONAL DIAGRAM &
TERMINAL ASSIGNMENT**

6-21

CD54AC10/3A
CD54ACT10/3A

T-43-21

Static Electrical Characteristics (Limits with black dots (•) are tested 100%.)

CHARACTERISTICS	TEST CONDITIONS		V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS
				+25		-55 to +125		
	V_I (V)	I_O (mA)		MIN.	MAX.	MIN.	MAX.	
Quiescent Supply Current (SSI) I_{CC}	V_{CC} or GND	0	5.5	—	4•	—	80•	μA

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
All	

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	V_{CC} (6V)	OPEN	GROUND	V_{CC} (6V)
CD54AC/ACT10	6,8,12	1-5,7,9-11,13	14	6,8,12	7	1-5,9-11,13,14
Dynamic	OPEN	GROUND	$1/2 V_{CC}$ (3V)	V_{CC} (6V)	OSCILLATOR	
					50 kHz	25 kHz
CD54AC/ACT10	—	7	6,8,12	14	1-5,9-11,13	—

NOTE: Each pin except V_{CC} and Gnd will have a resistor of 2k-47k ohms.

SWITCHING CHARACTERISTICS: AC Series; $t_r, t_f = 3$ ns, $C_L = 50$ pF (Worst Case)

CHARACTERISTICS	SYMBOL	V_{CC} (V)	-55 to +125°C		UNITS
			MIN.	MAX.	
Propagation Delay Input to Output	t_{PLH} t_{PHL}	1.5 3.3* 5†	— 3.2 2.1	153 22 12.2•	ns
Power Dissipation Capacitance	$C_{PD}\S$	—	—	—	pF
Input Capacitance	C_i	—	—	10	pF

SWITCHING CHARACTERISTICS: ACT Series; $t_r, t_f = 3$ ns, $C_L = 50$ pF (Worst Case)

CHARACTERISTICS	SYMBOL	V_{CC} (V)	-55 to +125°C		UNITS
			MIN.	MAX.	
Propagation Delay Input to Output	t_{PLH} t_{PHL}	5†	2.3	13.5•	ns
Power Dissipation Capacitance	$C_{PD}\S$	—	—	—	pF
Input Capacitance	C_i	—	—	10	pF

*3.3 V: min. is @ 3.6 V
max. is @ 3 V

†5 V: min. is @ 5.5 V
max. is @ 4.5 V

$\S C_{PD}$ is used to determine the dynamic power consumption per gate.

For AC, $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$

For ACT, $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

(Limits with black dots (•) are tested 100%.)