

The RCA CD54/74AC240, CD54/74AC241, and CD54/74AC244 and the CD54/74ACT240, CD54/74ACT241, and CD54/74ACT244 3-state octal buffer/line drivers use the RCA ADVANCED CMOS technology. The CD54/74AC/ACT240 and CD54/74AC/ACT244 have active-LOW output enables ( $\overline{10E}$ ,  $\overline{20E}$ ). The CD54/74AC/ACT241 has one active-LOW ( $\overline{10E}$ ) and one active-HIGH ( $20E$ ) output enable.

The CD74AC240, CD74AC241, and CD74AC244 and the CD74ACT240, CD74ACT241, and CD74ACT244 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC240, CD54AC241, and CD54AC244 and the CD54ACT240, CD54ACT241, and CD54ACT244, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.



Data sheet acquired from Harris Semiconductor  
SCHS287

## Octal Buffer/Line Drivers, 3-State

CD54/74AC/ACT240 - Inverting

CD54/74AC/ACT241 - Non-Inverting

CD54/74AC/ACT244 - Non-Inverting

### Type Features:

- Buffered inputs
- Typical propagation delay:  
3.6 ns @  $V_{cc} = 5$  V,  $T_A = 25^\circ C$ ,  $C_L = 50 \mu F$

### Family Features:

- Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015
- SCR-Latch-up-resistant CMOS process and circuit design
- Speed of bipolar FAST<sup>\*</sup>/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- $\pm 24\text{-mA}$  output drive current
  - Fanout to 15 FAST<sup>\*</sup> ICs
  - Drives 50-ohm transmission lines

<sup>\*</sup>FAST is a Registered Trademark of Fairchild Semiconductor Corp.

### TRUTH TABLES

INPUTS		OUTPUT	
$\overline{10E}, \overline{20E}$	A	Y	
L	L	H	
L	H	L	
H	X	Z	

(AC/ACT240)

INPUTS		OUTPUT	
$\overline{10E}, \overline{20E}$	A	Y	
L	*	L	L
L	H	H	H
H	X	Z	Z

(AC/ACT244)

INPUTS		OUTPUT		INPUTS		OUTPUT	
$\overline{10E}$	1A	1Y	20E	2A	2Y		
L	L	L	L	X	Z		
L	H	H	H	L	L		
H	X	Z	H	H	H		

(AC/ACT241)

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = HIGH Impedance

This data sheet is applicable to the CD54/74AC240, CD54ACT240, CD54AC241, and CD54/74ACT241. The CD74AC241 was not acquired from Harris Semiconductor. See SCHS244 for information on the CD74ACT240, CD74AC244, and CD74ACT244.

File Number 1856

# CD54/74AC240/241/244 CD54/74ACT240/241/244

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE ( $V_{cc}$ ) .....	-0.5 to 6 V
DC INPUT DIODE CURRENT, $I_{ik}$ (for $V_i < -0.5$ V or $V_i > V_{cc} + 0.5$ V) .....	$\pm 20$ mA
DC OUTPUT DIODE CURRENT, $I_{ok}$ (for $V_o < -0.5$ V or $V_o > V_{cc} + 0.5$ V) .....	$\pm 50$ mA
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, $I_o$ (for $V_o > -0.5$ V or $V_o < V_{cc} + 0.5$ V) .....	$\pm 50$ mA
DC $V_{cc}$ or GROUND CURRENT ( $I_{cc}$ or $I_{GND}$ ) .....	$\pm 100$ mA*

**POWER DISSIPATION PER PACKAGE ( $P_D$ ):**

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) .....	400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) .....	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

**OPERATING-TEMPERATURE RANGE ( $T_A$ ):**

At distance  $1/16 \pm 1/32$  in. (1.59  $\pm$  0.79 mm) from case for 10 s maximum .....

Unit inserted into PC board min. thickness  $1/16$  in. (1.59 mm) with solder contacting lead tips only .....

\*For up to 4 outputs per device; add  $\pm 25$  mA for each additional output.




**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, $V_{cc}$ *: (For $T_A$ = Full Package-Temperature Range)			
AC Types	1.5	5.5	V
ACT Types	4.5	5.5	
DC Input or Output Voltage, $V_i$ , $V_o$	0	$V_{cc}$	V
Operating Temperature, $T_A$	-55	+125	$^\circ\text{C}$
Input Rise and Fall Slew Rate, $dt/dv$			
at 1.5 V to 3 V(AC Types)	0	50	ns/V
at 3.6 V to 5.5 V(AC Types)	0	20	ns/V
at 4.5 V to 5.5 V(ACT Types)	0	10	ns/V

\*Unless otherwise specified, all voltages are referenced to ground.

9



**CD54/74AC, ACT240 TYPES  
TERMINAL ASSIGNMENT**

**CD54/74AC, ACT241 TYPES  
TERMINAL ASSIGNMENT**

**CD54/74AC, ACT244 TYPES  
TERMINAL ASSIGNMENT**

## Technical Data

**CD54/74AC240/241/244****CD54/74ACT240/241/244**

## STATIC ELECTRICAL CHARACTERISTICS: AC Series

CHARACTERISTICS	TEST CONDITIONS		V <sub>CC</sub> (V)	AMBIENT TEMPERATURE (T <sub>A</sub> ) - °C						UNITS	
				+25		-40 to +85		-55 to +125			
	V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V <sub>IH</sub>		1.5	1.2	—	1.2	—	1.2	—	V	
			3	2.1	—	2.1	—	2.1	—		
			5.5	3.85	—	3.85	—	3.85	—		
Low-Level Input Voltage	V <sub>IL</sub>		1.5	—	0.3	—	0.3	—	0.3	V	
			3	—	0.9	—	0.9	—	0.9		
			5.5	—	1.65	—	1.65	—	1.65		
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>  #, *	-0.05	1.5	1.4	—	1.4	—	1.4	V	
			-0.05	3	2.9	—	2.9	—	2.9		
			-0.05	4.5	4.4	—	4.4	—	4.4		
			-4	3	2.58	—	2.48	—	2.4		
			-24	4.5	3.94	—	3.8	—	3.7		
			-75	5.5	—	—	3.85	—	—		
			-50	5.5	—	—	—	—	3.85		
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>  #, *	0.05	1.5	—	0.1	—	0.1	—	V	
			0.05	3	—	0.1	—	0.1	—		
			0.05	4.5	—	0.1	—	0.1	—		
			12	3	—	0.36	—	0.44	—		
			24	4.5	—	0.36	—	0.44	—		
			75	5.5	—	—	—	1.65	—		
			50	5.5	—	—	—	—	1.65		
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> or GND		5.5	—	±0.1	—	±1	—	±1	μA
3-State Leakage Current	I <sub>OZ</sub>	V <sub>IH</sub> or V <sub>IL</sub> V <sub>O</sub> = V <sub>CC</sub> or GND		5.5	—	±0.5	—	±5	—	±10	μA
Quiescent Supply Current, MSI	I <sub>QC</sub>	V <sub>CC</sub> or GND	0	5.5	—	8	—	80	—	160	μA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

**CD54/74AC240/241/244  
CD54/74ACT240/241/244**

## STATIC ELECTRICAL CHARACTERISTICS: ACT Series

CHARACTERISTICS	TEST CONDITIONS	$V_{CC}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C						UNITS		
			+25		-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
High-Level Input Voltage	$V_{IH}$		4.5 to 5.5	2	—	2	—	2	—	V	
Low-Level Input Voltage	$V_{IL}$		4.5 to 5.5	—	0.8	—	0.8	—	0.8	V	
High-Level Output Voltage	$V_{OH}$	$V_{IH}$ or $V_{IL}$ #, *	-0.05	4.5	4.4	—	4.4	—	4.4	V	
			-24	4.5	3.94	—	3.8	—	3.7	V	
			-75	5.5	—	—	3.85	—	—	V	
			-50	5.5	—	—	—	—	3.85	V	
Low-Level Output Voltage	$V_{OL}$	$V_{IH}$ or $V_{IL}$ #, *	0.05	4.5	—	0.1	—	0.1	—	V	
			24	4.5	—	0.36	—	0.44	—	V	
			75	5.5	—	—	—	1.65	—	V	
			50	5.5	—	—	—	—	1.65	V	
Input Leakage Current	$I_I$	$V_{CC}$ or GND		5.5	—	±0.1	—	±1	—	μA	
3-State Leakage Current	$I_{OZ}$	$V_{IH}$ or $V_{IL}$ $V_O = V_{CC}$ or GND		5.5	—	±0.5	—	±5	—	μA	
Quiescent Supply Current, MSI	$I_{CC}$	$V_{CC}$ or GND	0	5.5	—	8	—	80	—	160	μA
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	$\Delta I_{CC}$	$V_{CC}-2.1$		4.5 to 5.5	—	2.4	—	2.8	—	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

9

## ACT INPUT LOADING TABLES

CD54/74ACT240	
INPUT	UNIT LOADS*
nA0 - A3	1.42
10E	0.83
20E	0.83

CD54/74ACT241	
INPUT	UNIT LOADS*
nA0 - A3	0.5
10E	0.83
20E	1.67

CD54/74ACT244	
INPUT	UNIT LOADS*
nA0 - A3	0.5
10E	0.83
20E	0.83

\*Unit load is  $\Delta I_{CC}$  limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

## Technical Data

# CD54/74AC240/241/244 CD54/74ACT240/241/244

SWITCHING CHARACTERISTICS: AC Series;  $t_{\text{tr}}$ ,  $t_{\text{tf}}$  = 3 ns,  $C_L$  = 50 pF

CHARACTERISTICS	SYMBOL	$V_{\text{cc}}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C				UNITS		
			-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.			
Propagation Delays: Data to Outputs AC240	$t_{\text{PLH}}$ $t_{\text{PHL}}$	1.5 3.3* 5†	— 2.6 1.9	82 9.2 6.5	— 2.5 1.8	90 10.1 7.2	ns		
AC241, 244	$t_{\text{PLH}}$ $t_{\text{PHL}}$	1.5 3.3 5	— 3 2.2	93 10.5 7.5	— 2.9 2.1	103 11.5 8.2	ns		
Output Enable Times	$t_{\text{PZL}}$ $t_{\text{PZH}}$	1.5 3.3 5	— 4.6 3.1	136 16.4 10.9	— 4.5 3	150 18 12	ns		
Output Disable Times	$t_{\text{PLZ}}$ $t_{\text{PHZ}}$	1.5 3.3 5	— 3.9 3.1	136 13.6 10.9	— 3.8 3	150 15 12	ns		
Power Dissipation Capacitance AC240 AC241, 244	$C_{\text{PD}}$ \$	—	65 Typ. 71 Typ.		65 Typ. 71 Typ.		pF		
Min. (Valley) $V_{\text{OH}}$ During Switching of Other Outputs (Output Under Test Not Switching)	$V_{\text{OHV}}$ See Fig. 1	5	4 Typ. @ 25°C				V		
Max. (Peak) $V_{\text{OL}}$ During Switching of Other Outputs (Output Under Test Not Switching)	$V_{\text{OLP}}$ See Fig. 1	5	1 Typ. @ 25°C				V		
Input Capacitance	$C_i$	—	—	10	—	10	pF		
3-State Output Capacitance	$C_o$	—	—	15	—	15	pF		

SWITCHING CHARACTERISTICS: ACT Series;  $t_{\text{tr}}$ ,  $t_{\text{tf}}$  = 3 ns,  $C_L$  = 50 pF

CHARACTERISTICS	SYMBOL	$V_{\text{cc}}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C				UNITS		
			-40 to +85		-55 to +125				
			MIN.	MAX.	MIN.	MAX.			
Propagation Delays: Data to Outputs ACT240	$t_{\text{PLH}}$ $t_{\text{PHL}}$	5†	2.3	7.8	2.2	8.6	ns		
ACT241, 244	$t_{\text{PLH}}$ $t_{\text{PHL}}$	5	2.5	8.7	2.4	9.6	ns		
Output Enable Times	$t_{\text{PZL}}$ $t_{\text{PZH}}$	5	3.5	12.2	3.4	13.4	ns		
Output Disable Times	$t_{\text{PLZ}}$ $t_{\text{PHZ}}$	5	3.5	12.2	3.4	13.4	ns		
Power Dissipation Capacitance ACT240 ACT241, 244	$C_{\text{PD}}$ \$	—	65 Typ. 71 Typ.		65 Typ. 71 Typ.		pF		
Min. (Valley) $V_{\text{OH}}$ During Switching of Other Outputs (Output Under Test Not Switching)	$V_{\text{OHV}}$ See Fig. 1	5	4 Typ. @ 25°C				V		
Max. (Peak) $V_{\text{OL}}$ During Switching of Other Outputs (Output Under Test Not Switching)	$V_{\text{OLP}}$ See Fig. 1	5	1 Typ. @ 25°C				V		
Input Capacitance	$C_i$	—	—	10	—	10	pF		
3-State Output Capacitance	$C_o$	—	—	15	—	15	pF		


\*3.3 V: min. is @ 3.6 V  
max. is @ 3 V

†5 V: min. is @ 5.5 V  
max. is @ 4.5 V

‡ $C_{\text{PD}}$  is used to determine the dynamic power consumption, per package.  
For AC series:  $P_0 = V_{\text{cc}}^2 f_i (C_{\text{PD}} + C_L)$   
For ACT series:  $P_0 = V_{\text{cc}}^2 f_i (C_{\text{PD}} + C_L) + V_{\text{cc}} \Delta I_{\text{cc}}$  where  $f_i$  = input frequency  
 $C_L$  = output load capacitance  
 $V_{\text{cc}}$  = supply voltage

# CD54/74AC240/241/244 CD54/74ACT240/241/244

## PARAMETER MEASUREMENT INFORMATION



## NOTES:

1.  $V_{OHV}$  AND  $V_{OLP}$  ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.
2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS:  
 $t_r \leq 1$  MHz,  $t_f = 3$  ns,  $t_f = 3$  ns, SKEW 1 ns.
3. R.F. FIXTURE WITH 700-MHz DESIGN RULES REQUIRED.  
IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1  $\mu$ F CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz BANDWIDTH.

92CS-42406


\*FOR AC SERIES ONLY: WHEN  $V_{CC} = 1.5$  V,  $R_L = 1$  k $\Omega$ 

Fig. 1 - Simultaneous switching transient waveforms.

Fig. 2 - Three-state propagation delay times and test circuit.





Fig. 3 - Propagation delay times and test circuit.

	CD54/74AC	CD54/74ACT
Input Level	$V_{CC}$	3 V
Input Switching Voltage, $V_S$	0.5 $V_{CC}$	1.5 V
Output Switching Voltage, $V_S$	0.5 $V_{CC}$	0.5 $V_{CC}$