

Description

The μ PD8748H and μ PD8749H are part of the μ PD8048 family of single-chip 8-bit microcomputers. They are high-speed NMOS processors that function efficiently in control and arithmetic applications. The flexible instruction set allows you to directly set and reset individual data bits within the accumulator and the I/O ports. The variety of branch and table look-up instructions simplifies the implementation of standard logic functions.

The instruction set is made up of one- and two-byte instructions. Over 70% are single-byte instructions. Instruction execution requires only one or two cycles. Over 50% require a single cycle.


The μ PD8748H/49H function as stand-alone microcomputers. You can expand their function with standard 8080A/8085A peripherals and memories. They each contain 1024×8 bits (μ PD8748H), or 2048×8 bits (μ PD8749H) of ROM program memory, 64×8 bits (μ PD8748H), or 128×8 bits (μ PD8749H) of RAM data memory, 27 I/O lines, an 8-bit internal timer/event counter, oscillator, and clock circuitry.

The μ PD8748H/49H differs from the μ PD8048/49 in that they have 1K (μ PD8748H) or 2K (μ PD8749H) of on-board EPROM. This is useful in preproduction or prototype applications where the software is not complete or in system designs in quantities that do not require a mask ROM. See the μ PD8048H/8035HL or μ PD8049H/8039HL data sheets for more information.

Features

- ☐ Low programming voltage (21V)
- ☐ μ PD8748H is fully compatible with 8048/8748/8035
- ☐ μ PD8749H is fully compatible with 8049/8749/8039
- ☐ NMOS silicon gate technology
- ☐ Single +5V supply
- ☐ 1.36μ s instruction execution time
- ☐ 96 instructions; 70% single byte
- ☐ Internal timer/event counter
- ☐ 1024×8 EPROM program memory (μ PD8748H only)
- ☐ 2048×8 EPROM program memory (μ PD8749H only)
- ☐ 64×8 byte RAM data memory
- ☐ Single interrupt level
- ☐ 27 I/O lines
- ☐ Internal clock generator
- ☐ 8-level stack
- ☐ Compatible with 8080A/8085A peripherals
- ☐ Available in one-time-programmable plastic package

Pin Configuration



Ordering Information

Part Number	Package Type	Max Frequency of Operation
μ PD8748HC	40-Pin plastic DIP	11 MHz
μ PD8748HD	40-Pin cerdip with quartz window	11 MHz
μ PD8749HC	40-Pin plastic DIP	11 MHz
μ PD8749HD	40-Pin cerdip with quartz window	11 MHz

Pin Identification

No.	Symbol	Function
1, 39	T0, T1	Testable inputs 0 and 1
2, 3	XTAL1, XTAL2	Crystal inputs
4	RESET	System reset input
5	SS	Single step input
6	INT	Interrupt input
7	EA	External access input
8	RD	Read strobe output
9	PSEN	Program store enable output
10	WR	Write strobe output
11	ALE	Address latch enable output
12-19	D0-D7	8-bit bidirectional port
20	VSS	Ground
21-24, 35-38	P20-P27	8-bit quasibidirectional port 2
25	PROG	Program pulse input during EPROM programming output when interfacing to 8243
26	VDD	Programming power supply
27-34	P10-P17	8-bit quasibidirectional port 1
40	VCC	Primary power supply

Pin Functions**T0, T1 (Testable inputs 0 and 1)**

T0 uses the conditional transfer functions JT0 and JNT0; T1 uses JT1 and JNT1 to branch on condition of the external pin level. The ENT0 CLK instruction allows T0 to output, the internal state clock (CLK). Use the STRT CNT instruction to use T1 as the timer/counter input source.

XTAL1, XTAL2 (Crystal inputs)

XTAL1 and XTAL2 are two sides of the crystal input for an external oscillator or frequency (non-TTL compatible V_{IH}).

 $\overline{\text{RESET}}$ (Reset)

Active low input for processor initialization. $\overline{\text{RESET}}$ is also used for PROM programming verification and power down (non-TTL compatible V_{IH}).

 $\overline{\text{SS}}$ (Single step)

Active low single step input. $\overline{\text{SS}}$ and ALE allow the processor to single step through each instruction in program memory.

 $\overline{\text{INT}}$ (Interrupt)

Active low interrupt input. $\overline{\text{INT}}$ starts an interrupt if an enable interrupt instruction has been executed. $\overline{\text{RESET}}$ disables the interrupt. You can test $\overline{\text{INT}}$ with a conditional jump instruction.

EA (External access)

A logic 1 at the EA input tells the processor to perform all program memory fetches from external memory.

 $\overline{\text{RD}}$ (Read strobe)

Active low read strobe output. $\overline{\text{RD}}$ pulses low when the processor performs a bus read. $\overline{\text{RD}}$ also enables data onto the processor bus from a peripheral device and functions as a read strobe for external data memory.

 $\overline{\text{PSEN}}$ (Program store enable)

Active low program store enable output. $\overline{\text{PSEN}}$ becomes active only during external memory fetches.

 $\overline{\text{WR}}$ (Write strobe)

Active low write strobe output. $\overline{\text{WR}}$ pulses low when the processor performs a bus write. $\overline{\text{WR}}$ also functions as a write strobe for external data memory.

ALE (Address latch enable)

Once each cycle, the falling edge of ALE latches the address for external memory or peripherals. You can also use ALE as a clock output.

 $\text{D}_0\text{--}\text{D}_7$ (8-bit bidirectional bus)

The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ strobes allow you to perform synchronous reads and writes on this port. The contents of $\text{D}_0\text{--}\text{D}_7$ can be latched in static mode. During an external memory fetch, $\text{D}_0\text{--}\text{D}_7$ holds the LSBs of the program counter. $\overline{\text{PSEN}}$ controls the incoming addressed instruction. $\text{D}_0\text{--}\text{D}_7$ also holds address and data information for external RAM data store instruction (controlled by ALE, $\overline{\text{RD}}$, and $\overline{\text{WR}}$).

 V_{SS} (Ground)

Ground.

 $\text{P}_2_0\text{--}\text{P}_2_7$ (Port 2)

Port 2 is one of two 8-bit quasibidirectional ports. $\text{P}_2_0\text{--}\text{P}_2_3$ hold the four MSBs of the program counter for external data memory fetches; $\text{P}_2_4\text{--}\text{P}_2_7$ hold data. $\text{P}_2_0\text{--}\text{P}_2_3$ are also used as a 4-bit I/O bus for the μPD8243 I/O expander.

PROG (Program pulse)

Apply a +18 V pulse to the PROG input to program the μPD8748H. You can also use PROG as an output strobe for the μPD8243.

 V_{DD} (Programming power supply)

V_{DD} must be +21 V to program the μPD8748H or +5 V for the ROM and PROM versions for normal operation.


 $\text{P}_1_0\text{--}\text{P}_1_7$ (Port 1)

Port 1 is one of two 8-bit quasibidirectional ports used for external data memory fetches.

 V_{CC} (Power supply)

V_{CC} must be +5 V to program and operate the μPD8748H.

Block Diagram



Absolute Maximum Ratings

T_A = 25°C

Operating temperature, T _{OP}	0°C to +70°C
Storage temperature, T _{ST}	-65°C to +150°C
Output voltage, V _O	-0.5 V to +7.0 V
Input voltage, V _I	-0.5 V to +7.0 V
Power supply voltages, V _{CC} , V _{DD}	-0.5 V to +7.0 V

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

T_A = 0°C to +70°C, V_{CC} = V_{DD} = +5 V ± 10%, V_{SS} = 0 V

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Input low voltage (except XTAL1, XTAL2, RESET)	V _{IL}	-0.5		0.8	V
Input low voltage (XTAL1, XTAL2, RESET)	V _{IL1}	-0.5		0.6	V
Input high voltage (except XTAL1, XTAL2, RESET)	V _{IH}	2.0		V _{CC}	V
Input high voltage (XTAL1, XTAL2, RESET)	V _{IH1}	3.8		V _{CC}	V
Output low voltage (Bus)	V _{OL}			0.45	V I _{OL} = 2.0 mA
Output low voltage (RD, WR, PSEN, ALE)	V _{OL1}			0.45	V I _{OL} = 1.8 mA

DC Characteristics (cont)

T_A = 0°C to +70°C, V_{CC} = V_{DD} = +5 V ± 10%, V_{SS} = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Output low voltage (PROG)	V _{OL2}			0.45	V	I _{OL} = 1.0 mA
Output low voltage (all other outputs)	V _{OL3}			0.45	V	I _{OL} = 1.6 mA
Output high voltage (Bus)	V _{OH}	2.4			V	I _{OH} = -400 μA
Output high voltage (RD, WR, PSEN, ALE)	V _{OH1}	2.4			V	I _{OH} = -100 μA
Output high voltage (all other outputs)	V _{OH2}	2.4			V	I _{OH} = -40 μA
Input leakage current (T1, INT)	I _{LI}			± 10	μA	V _{SS} ≤ V _I ≤ V _{CC}
Input leakage current (P10-P17, P20-P27, EA, SS)	I _{LI1}			-500	μA	V _{SS} + 0.45 V ≤ V _I ≤ V _{CC}
Output leakage current (Bus, T0, high impedance)	I _{LO}			± 10	μA	V _{SS} + 0.45 V ≤ V _I ≤ V _{CC}
Supply current (V _{DD})	I _{DD}	2		5	mA	
Total supply current	I _{DD} + I _{CC}	85		110	mA	

Programming DC Characteristics

T_A = 25°C ± 5°C, V_{CC} = +5 V ± 5%, V_{DD} = +21 V ± 0.5 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
V _{DD} voltage high level	V _{DDH}	20.5		21.5	V	
V _{DD} voltage low level	V _{DDL}	4.75		5.25	V	
PROG voltage high level	V _{PH}	17.5		18.5	V	
PROG voltage low level	V _{PL}	4.0		V _{CC}	V	
EA program / verify voltage high level	V _{EAH}	17.5		18.5	V	
V _{DD} high voltage supply current	I _{DD}			20.0	mA	
PROG high voltage supply current	I _{PROG}			1.0	mA	
EA high voltage supply current	I _{EA}			1.0	mA	

AC Characteristics

T_A = 0°C to +70°C, V_{CC} = V_{DD} = +5 V ± 10%, V_{SS} = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Read, Write, and Instruction Fetch — External Data and Program Memory						
ALE pulse width	t _{LL}	150			ns	(1, 3)
Address setup before ALE	t _{AL}	70			ns	(1, 3)
Address hold after ALE	t _{LA}	50			ns	(1, 3)
Control pulse width (RD, WR)	t _{CC1}	480			ns	(1, 3)
Control pulse width (PSEN)	t _{CC2}	350			ns	(1, 3)
Data setup before WR	t _{DW}	390			ns	(1, 3)
Data hold after WR	t _{WD}	40			ns	(1, 2, 3)
Cycle time	t _{CY}	1.36		15.0	μs	
Data hold after RD, PSEN	t _{DR}	0		110	ns	(1, 3)
RD to data in	t _{RD1}			330	ns	(1, 3)
PSEN to data in	t _{RD2}			190	ns	(1, 3)
Address setup before WR	t _{AW}	300			ns	(1, 3)
Address setup before data in (RD)	t _{AD1}			730	ns	(1, 3)
Address setup before data in (PSEN)	t _{AD2}			460	ns	(1, 3)
Address float to RD, WR	t _{AFC1}	140			ns	(1, 3)
Address float to PSEN	t _{AFC2}	10			ns	(1, 3)
ALE to RD, WR delay time	t _{LAFC1}	200			ns	(1, 3)
ALE to PSEN delay time	t _{LAFC2}	60			ns	(1, 3)
RD, WR, PROG to ALE delay time	t _{CA1}	50			ns	(1, 3)
PSEN to ALE delay time	t _{CA2}	320			ns	(1, 3)

Note:

- (1) Control Output: C_L = 80 pF, Bus Output: C_L = 150 pF
- (2) Bus high impedance, load = 20 pF
- (3) Clock oscillation frequency, f_{OSC} = 11 MHz

AC Characteristics (cont)

T_A = 0°C to +70°C, V_{CC} = V_{DD} = +5 V ± 10%, V_{SS} = 0 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Port 2 Timing						
Port control setup before PROG	t _{CP}	100			ns	(1, 3)
Port control hold after PROG	t _{PC}	160			ns	(1, 3)
Input data setup before PROG	t _{PR}			650	ns	(1, 3)
Input data hold after PROG	t _{PF}	0		140	ns	(1, 3)
Output data setup before PROG	t _{DP}	400			ns	(1, 3)
Output data hold after PROG	t _{PD}	90			ns	(1, 3)
PROG pulse width	t _{PP}	700			ns	(1, 3)
Port 2 I / O data setup before ALE	t _{PL}	160			ns	(1, 3)
Port 2 I / O data setup after ALE	t _{LP}	15			ns	(1, 3)
ALE to port output time	t _{PV}			510	ns	(1, 3)
T0 output cycle time	t _{OPRR}	270			ns	(1, 3)

Note:

- (1) Control output: C_L = 80 pF, bus output: C_L = 150 pF
- (2) Bus high impedance, load = 20 pF
- (3) Clock oscillation frequency, f_{OSC} = 11 MHz

Programming AC Characteristics

T_A = 25°C ± 5°, V_{DD} = +21 V ± 0.5 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Address setup before RESET ↑	t _{AW}	4 t _{CY}				
Address hold after RESET ↑	t _{WA}	4 t _{CY}				
Data input setup before PROG ↓	t _{DW}	4 t _{CY}				
Data input hold after PROG ↓	t _{WD}	4 t _{CY}				
RESET hold after verify	t _{PH}	4 t _{CY}				
V _{DD} setup before PROG ↑	t _{VDDW}	0		1.0	ms	
V _{DD} hold after PROG ↓	t _{VDDH}	0		1.0	ms	
PROG pulse width	t _{PW}	50		60	ms	
TEST0 setup before program mode	t _{TW}	4 t _{CY}				
TEST0 hold after program mode	t _{WT}	4 t _{CY}				

Programming AC Characteristics (cont)

T_A = 25°C ± 5°, V_{DD} = +21 V ± 0.5 V

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
TEST0 to data output delay(1)	t _{DO}			4 t _{CY}		
RESET pulse width to latch address	t _{WW}	4 t _{CY}				
V _{DD} and PROG rise and fall times	t _r , t _f	0.5		100	μs	
CPU cycle time	t _{CY}	4.0		15	μs	4.0 μs / 3.7 MHz
RESET setup before EA ↑	t _{RE}	4 t _{CY}				

Note:


- (1) If TEST0 is high, t_{DO} is triggered by RESET ↑.

Bus Timing Requirements


Symbol	Timing Formula	Min/Max	Unit
t _{LL}	(7 / 30) t _{CY} - 170	Min	ns
t _{AL}	(2 / 15) t _{CY} - 110	Min	ns
t _{LA}	(1 / 15) t _{CY} - 40	Min	ns
t _{CC1}	(1 / 2) t _{CY} - 200	Min	ns
t _{CC2}	(2 / 5) t _{CY} - 200	Min	ns
t _{DW}	(13 / 30) t _{CY} - 200	Min	ns
t _{WD}	(1 / 15) t _{CY} - 50	Min	ns
t _{DR}	(1 / 10) t _{CY} - 30	Max	ns
t _{RD1}	(11 / 30) t _{CY} - 170	Max	ns
t _{RD2}	(4 / 15) t _{CY} - 170	Max	ns
t _{AW}	(1 / 3) t _{CY} - 150	Min	ns
t _{AD1}	(7 / 10) t _{CY} - 220	Max	ns
t _{AD2}	(1 / 2) t _{CY} - 220	Max	ns
t _{AFC1}	(2 / 5) t _{CY} - 40	Min	ns
t _{AFC2}	(1 / 30) t _{CY} - 40	Min	ns
t _{LAFC1}	(1 / 5) t _{CY} - 75	Min	ns
t _{LAFC2}	(1 / 10) t _{CY} - 75	Min	ns
t _{CA1}	(1 / 15) t _{CY} - 40	Min	ns
t _{CA2}	(4 / 15) t _{CY} - 40	Min	ns
t _{CP}	(2 / 15) t _{CY} - 80	Min	ns
t _{PC}	(4 / 15) t _{CY} - 200	Min	ns
t _{PR}	(17 / 30) t _{CY} - 120	Max	ns
t _{PF}	(1 / 10) t _{CY}	Max	ns
t _{DP}	(2 / 5) t _{CY} - 150	Min	ns
t _{PD}	(1 / 10) t _{CY} - 50	Min	ns
t _{PP}	(7 / 10) t _{CY} - 250	Min	ns
t _{PL}	(4 / 15) t _{CY} - 200	Min	ns
t _{LP}	(1 / 30) t _{CY} - 30	Min	ns
t _{PV}	(3 / 10) t _{CY} + 100	Max	ns
t _{OPRR}	(1 / 5) t _{CY}	Min	ns
t _{CY}	(1 / f _{OSC}) × 15		μs

Timing Waveforms


Instruction Fetch (External Program Memory)




Read (External Data Memory)




AC Test I/O Waveform



Write (External Data Memory)




Port 1/Port 2




Timing Waveforms (cont)

Program/Verify



49-000475B

Verify



49-000476B

Instruction Set

Mnemonic	Operation	Description	Operation Code										Flags			
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Cycles	Bytes	C	AC	F ₀	F ₁
Accumulator																
ADD A, # data	(A) ← (A) + data	Add immediate the specified data to the accumulator.	0	0	0	0	0	0	1	1	2	2	•			
			d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀						
ADD A, Rr	(A) ← (A) + (Rr) for r = 0-7	Add contents of designated register to the accumulator.	0	1	1	0	1	r	r	r	1	1	•			
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0-1	Add indirect the contents of the data memory location to the accumulator.	0	1	1	0	0	0	0	r	1	1	•			
ADDC A, # data	(A) ← (A) + (C) + data	Add immediate with carry the specified data to the accumulator.	0	0	0	1	0	0	1	1	2	2	•			
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0-7	Add with carry the contents of the designated register to the accumulator.	0	1	1	1	1	r	r	r	1	1	•			
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0-1	Add indirect with carry the contents of data memory location to the accumulator.	0	1	1	1	0	0	0	r	1	1	•			
ANL A, # data	(A) ← (A) AND data	Logical AND specified immediate data with accumulator.	0	1	0	1	0	0	1	1	2	2				
			d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀						
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0-7	Logical AND contents of designated register with accumulator.	0	1	0	1	1	r	r	r	1	1				
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0-1	Logical AND indirect the contents of data memory with accumulator.	0	1	0	1	0	0	0	r	1	1				
CPL A	(A) ← NOT (A)	Complement the contents of the accumulator.	0	0	1	1	0	1	1	1	1	1				
CLR A	(A) ← 0	Clear the contents of the accumulator.	0	0	1	0	0	1	1	1	1	1				
DA A		Decimal adjust the contents of the accumulator.	0	1	0	1	0	1	1	1	1	1	•			
DEC A	(A) ← (A) - 1	Decrement by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1				
INC A	(A) ← (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1				
ORL A, # data	(A) ← (A) OR data	Logical OR specified immediate data with accumulator.	0	1	0	0	0	0	1	1	2	2				
			d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀						
ORL A, Rr	(A) ← (A) OR (Rr) for r = 0-7	Logical OR contents of designated register with accumulator.	0	1	0	0	1	r	r	r	1	1				
ORL A, @ Rr	(A) ← (A) OR ((Rr)) for r = 0-1	Logical OR indirect the contents of data memory location with accumulator.	0	1	0	0	0	0	0	r	1	1				
RL A	(A _N + 1) ← (A _N); N = 0-6 (A ₀) ← (A ₇)	Rotate accumulator left by 1 bit without carry.	1	1	1	0	0	1	1	1	1	1				
RLC A	(A _N + 1) ← (A _N); N = 0-6 (A ₀) ← (C) (C) ← (A ₇)	Rotate accumulator left by 1 bit through carry.	1	1	1	1	0	1	1	1	1	1	•			
RR A	(A _N) ← (A _N + 1); N = 0-6 (A ₇) ← (A ₀)	Rotate accumulator right by 1 bit without carry.	0	1	1	1	0	1	1	1	1	1				
RRC A	(A _N) ← (A _N + 1); N = 0-6 (A ₇) ← (C) (C) ← (A ₀)	Rotate accumulator right by 1 bit through carry.	0	1	1	0	0	1	1	1	1	1	•			

Instruction Set (cont)

Instruction Set (cont)															
Mnemonic	Operation	Description	Operation Code										Flags		
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Cycles	Bytes	C	AC	F0
Accumulator (cont)															
SWAP A	(A ₄ -A ₇) ↔ (A ₀ -A ₃)	Swap the 2 4-bit nibbles in the accumulator.	0	1	0	0	0	1	1	1	1	1	1		
XRL A, # data	(A) ← (A) XOR data	Logical XOR specified immediate data with accumulator.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀					
XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0-7	Logical XOR contents of designated register with accumulator.	1	1	0	1	1	r	r	r	1	1			
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0-1	Logical XOR indirect the contents of data memory location with accumulator.	1	1	0	1	0	0	0	0	r	1			
Branch															
DJNZ Rr, addr	(Rr) ← (Rr) - 1; r = 0-7 If (Rr) ≠ 0; (PC ₀ -PC ₇) ← addr	Decrement the specified register and test contents.	1	1	1	0	1	r	r	r	2	2			
JBB addr	(PC ₀ -PC ₇) ← addr if B ₀ = 1 (PC) ← (PC) + 2 if B ₀ = 0	Jump to specified address if accumulator bit is set.	b ₂	b ₁	b ₀	1	0	0	1	0	2	2			
JC addr	(PC ₀ -PC ₇) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1	1	1	1	0	1	0	1	0	2	2		
JFO addr	(PC ₀ -PC ₇) ← addr if F ₀ = 1 (PC) ← (PC) + 2 if F ₀ = 0	Jump to specified address if flag F ₀ is set.	1	0	1	1	0	1	1	0	2	2			
JF1 addr	(PC ₀ -PC ₇) ← addr if F ₁ = 1 (PC) ← (PC) + 2 if F ₁ = 0	Jump to specified address if flag F ₁ is set.	0	1	1	1	0	1	0	1	0	2	2		
JMP addr	(PC ₀ -PC ₇) ← (addr ₈ -addr ₁₀) (PC ₀ -PC ₇) ← (addr ₀ -addr ₇) (PC ₁₁) ← DBF	Direct jump to specified address within the 2K address block.	a ₁₀	a ₉	a ₈	0	0	1	0	0	2	2			
JMPP @ A	(PC ₀ -PC ₇) ← ((A))	Jump indirect to specified address with address page.	1	0	1	1	0	0	1	1	2	1			
JNC addr	(PC ₀ -PC ₇) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1	1	1	0	0	1	1	0	2	2			
JNI addr	(PC ₀ -PC ₇) ← addr if I = 0 (PC) ← (PC) + 2 if I = 1	Jump to specified address if interrupt is low.	1	0	0	0	0	1	1	0	2	2			
JNTO addr	(PC ₀ -PC ₇) ← addr if T ₀ = 0 (PC) ← (PC) + 2 if T ₀ = 1	Jump to specified address if test 0 is low.	0	0	1	0	0	1	1	0	2	2			
JNT1 addr	(PC ₀ -PC ₇) ← addr if T ₁ = 0 (PC) ← (PC) + 2 if T ₁ = 1	Jump to specified address if test 1 is low.	0	1	0	0	0	1	1	0	2	2			
JNZ addr	(PC ₀ -PC ₇) ← addr if A = 0 (PC) ← (PC) + 2 if A = 1	Jump to specified address if accumulator is non-zero.	1	0	0	1	0	1	1	0	2	2			
JTF addr	(PC ₀ -PC ₇) ← addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	Jump to specified address if timer flag is set to 1.	0	0	0	1	0	1	1	0	2	2			
JTO addr	(PC ₀ -PC ₇) ← addr if T ₀ = 1 (PC) ← (PC) + 2 if T ₀ = 0	Jump to specified address if test 0 is a 1.	0	0	1	1	0	1	1	0	2	2			
JT1 addr	(PC ₀ -PC ₇) ← addr if T ₁ = 1 (PC) ← (PC) + 2 if T ₁ = 0	Jump to specified address if test 1 is a 1.	0	1	0	1	0	1	1	0	2	2			

Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code										Flags		
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Cycles	Bytes	C	AC	F0
Branch (cont)															
JZ addr	(PC ₀ -PC ₇) ← addr if A = 0 (PC) ← (PC) + 2 if A = 1	Jump to specified address if accumulator is 0.	1	1	0	0	0	1	1	0	2	2			
			a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀					
Control															
ENI		Enable the external interrupt input.	0	0	0	0	0	1	0	1	1	1			
DISI		Disable the external interrupt input.	0	0	0	1	0	1	0	1	1	1			
ENTO CLK		Enable the clock output pin T0.	0	1	1	1	0	1	0	1	1	1			
SEL MB0	(DBF) ← 0	Select bank 0 (locations 0-2047) of program memory.	1	1	1	0	0	1	0	1	1	1			
SEL MB1	(DBF) ← 1	Select bank 1 (locations 2048-4095) of program memory.	1	1	1	1	0	1	0	1	1	1			
SEL RB0	(BS) ← 0	Select bank 0 (locations 0-7) of data memory.	1	1	0	0	0	1	0	1	1	1			
SEL RB1	(BS) ← 1	Select bank 1 (locations 24-31) of data memory.	1	1	0	1	0	1	0	1	1	1			
Data Moves															
MOV A, # data	(A) ← data	Move immediate the specified data into the accumulator.	0	0	1	0	0	0	1	1	2	2			
			d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀					
MOV A, Rr	(A) ← (Rr); r = 0-7	Move the contents of the designated registers into the accumulator.	1	1	1	1	1	1	r	r	1	1			
MOV A, @ Rr	(A) ← ((Rr)); r = 0-1	Move indirect the contents of data memory location into the accumulator.	1	1	1	1	0	0	0	0	1	1			
MOV A, PSW	(A) ← (PSW)	Move contents of the program status word into the accumulator.	1	1	0	0	0	1	1	1	1	1			
MOV Rr, # data	(Rr) ← data; r = 0-7	Move immediate the specified data into the designated register.	1	0	1	1	1	1	r	r	2	2			
			d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀					
MOV Rr, A	(Rr) ← (A); r = 0-7	Move accumulator contents into the designated register.	1	0	1	0	1	1	r	r	1	1			
MOV @ Rr, A	((Rr)) ← (A); r = 0-1	Move indirect accumulator contents into data memory location.	1	0	1	0	0	0	0	0	1	1			
MOV @ Rr, # data	((Rr)) ← data; r = 0-1	Move immediate the specified data into data memory.	1	0	1	1	0	0	0	1	2	2			
			d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀					
MOV PSW, A	(PSW) ← (A)	Move contents of accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1			
MOV P A, @ A	(PC ₀ -PC ₇) ← (A) (A) ← (PC)	Move data in the current page into the accumulator.	1	0	1	0	0	0	1	1	2	1			
MOV P3 A, @ A	(PC ₀ -PC ₇) ← (A) (PC ₈ -PC ₁₀) ← 011 (A) ← (PC)	Move program data in page 3 into the accumulator.	1	1	1	0	0	0	1	1	2	1			
MOVX A, @ R	(A) ← (Rr); r = 0-1	Move indirect the contents of external data memory into the accumulator.	1	0	0	0	0	0	0	0	2	1			
MOVX @ R, A	((Rr)) ← (A); r = 0-1	Move indirect the contents of the accumulator into external data memory.	1	0	0	1	0	0	0	0	2	1			
XCH A, Rr	(A) ↔ (Rr); r = 0-7	Exchange the accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1			

Instruction Set (cont)

Mnemonic		Operation	Description	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Cycles	Bytes	C	AC	F0	F1	Flags
Data Moves (cont)																		
XCH A, @ Rr		(A) ↔ ((Rr)); r = 0-1	Exchange indirect contents of accumulator and location in data memory.	0	0	0	1	0	0	0	0	r	1	1				
XCHD A, @ Rr		(A ₀ -A ₃) ↔ ((Rr)) ₀ -((Rr)) ₃ ; r = 0-1	Exchange indirect 4-bit contents of accumulator and data memory.	0	0	0	1	1	0	0	0	r	1	1				
Flags																		
CPL C		(C) ← NOT (C)	Complement contents of carry bit.	1	0	1	0	0	1	1	1	1	1	1				•
CPL F0		(F0) ← NOT (F0)	Complement contents of flag F0.	1	0	0	1	0	1	0	1	1	1	1				•
CPL F1		(F1) ← NOT (F1)	Complement contents of flag F1.	1	0	1	1	0	1	0	1	1	1	1				•
CLR C		(C) ← 0	Clear contents of carry bit to 0.	1	0	0	1	0	1	1	1	1	1	1				•
CLR F0		(F0) ← 0	Clear contents of flag 0 to 0.	1	0	0	0	0	1	0	1	1	1	1				•
CLR F1		(F1) ← 0	Clear contents of flag 1 to 0.	1	0	1	0	0	1	0	1	1	1	1				•
Input / Output																		
ANL BUS, # data		(bus) ← (bus) AND data	Logical AND immediate specified data with contents of bus.	1	0	0	1	1	0	0	0	2	2					
ANL Pp, # data		(Pp) ← (Pp) AND data p = 1-2	Logical AND immediate specified data with designated port (1 or 2).	1	0	0	1	1	0	p	p	2	2					
ANLD Pp, A		(Pp) ← (Pp) AND (A ₀ -A ₃); p = 4-7	Logical AND contents of accumulator with designated port (4-7).	1	0	0	1	1	1	1	p	p	2	1				
IN A, Pp		(A) ← (Pp); p = 1-2	Input data from designated port (1-2) into accumulator.	0	0	0	0	1	0	p	p	2	1					
INS A, BUS		(A) ← (bus)	Input strobed bus data into accumulator.	0	0	0	0	1	0	0	0	2	1					
MOVD A, Pp		(A ₀ -A ₃) ← (Pp); p = 4-7 (A ₄ -A ₇) ← 0	Move contents of designated port (4-7) into accumulator.	0	0	0	0	1	1	p	p	2	1					
MOVD Pp, A		(Pp) ← (A ₀ -A ₃); p = 4-7	Move contents of accumulator to designated port (4-7).	0	0	1	1	1	1	p	p	2	1					
ORL BUS, # data		(bus) ← (bus) OR data	Logical OR immediate specified data with contents of bus.	1	0	0	0	1	0	0	0	2	2					
ORLD Pp, A		(Pp) ← (Pp) OR (A ₀ -A ₃); p = 4-7	Logical OR contents of accumulator with designated port (4-7).	1	0	0	0	1	1	p	p	2	1					
ORL Pp, # data		(Pp) ← (Pp) OR data p = 1-2	Logical OR immediate specified data with designated port (1-2).	1	0	0	0	1	0	p	p	2	2					
OUTL BUS, A		(bus) ← (A)	Output contents of accumulator onto bus.	0	0	0	0	0	0	1	0	2	1					
OUTL Pp, A		(Pp) ← (A); p = 1-2	Output contents of accumulator to designated port (1-2).	0	0	1	1	1	0	p	p	2	1					
Registers																		
DEC Rr (Rr)		(Rr) ← (Rr) - 1; r = 0-7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	r	r	1	1					
INC Rr		(Rr) ← (Rr) + 1; r = 0-7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1					
INC @ Rr		((Rr)) ← ((Rr)) + 1; r = 0-1	Increment indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	0	r	1	1				

Instruction Set (cont)

Mnemonic	Operation	Description	Operation Code										Flags			
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Cycles	Bytes	C	AC	F0	F1
Subroutine																
CALL addr	$((SP)) \leftarrow (PC)$ $(PSW_4-PSW_7) \leftarrow (SP)$ $(SP) \leftarrow (SP) + 1$ $(PC_8-PC_{10}) \leftarrow (addr_8-addr_{10})$ $(PC_0-PC_7) \leftarrow (addr_0-addr_7)$ $(PC_{11}) \leftarrow DBF$	Call designated subroutine.	a ₁₀ a ₇	a ₉ a ₆	a ₈ a ₅	a ₄ a ₃	a ₂ a ₁	a ₀	2	2						
RET	$(SP) \leftarrow (SP) = 1$ $(PC) \leftarrow ((SP))$	Return from subroutine without restoring program status word.	1	0	0	0	0	0	1	1	2	1				
RETR	$(SP) \leftarrow (SP) = 1$ $(PC) \leftarrow ((SP))$ $(PSW_4-PSW_7) \leftarrow ((SP))$	Return from subroutine restoring program status word.	1	0	0	1	0	0	1	1	2	1				
Timer / Counter																
EN TCNTI		Enable internal interrupt flag for timer / counter output.	0	0	1	0	0	1	0	1	1	1				
DIS TCNTI		Disable internal interrupt flag for timer / counter output.	0	0	1	1	0	1	0	1	1	1				
MOV A, T	$(A) \leftarrow (T)$	Move contents of timer / counter into accumulator.	0	1	0	0	0	0	1	0	1	1				
MOV T, A	$(T) \leftarrow (A)$	Move contents of accumulator into timer / counter.	0	1	1	0	0	0	1	0	1	1				
STOP TCNT		Stop count for event counter.	0	1	1	0	0	1	0	1	1	1				
STRT CNT		Start count for event counter.	0	1	0	0	0	1	0	1	1	1				
STRT T		Start count for timer.	0	1	0	1	0	1	0	1	1	1				
Miscellaneous																
NOP		No operation performed.	0	0	0	0	0	0	0	0	1	1				

Note:

- (1) Instruction code designations r and p form the binary representation of the registers and ports involved.
- (2) The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
- (3) References to the address and data are specified in bytes 2 and/or 1 of the instruction.
- (4) Numerical subscripts appearing in the function column reference the specific bits affected.

Instruction Set Symbol Definitions

Symbol	Description
A	Accumulator
AC	Auxiliary carry flag
addr	Program memory address (12 bits)
B _b	Bit designator (b = 0-7)
BS	Bank switch
BUS	Bus port
C	Carry flag
CLK	Clock signal
CNT	Event counter
D	Nibble designator (4 bits)
data	Number or expression (8 bits)
DBF	Memory bank flip-flop
F0, F1	Flags 0, 1
I	Interrupt
P	"In-page" operation designator

Symbol	Description
Pp	Port designator (p = 1, 2 or 4-7)
PSW	Program status word
Rr	Register designator (r = 0, 1 or 0-7)
SP	Stack pointer
T	Timer
TF	Timer flag
T0, T1	Testable flags 0, 1
X	External RAM
#	Prefix for immediate data
@	Prefix for indirect address
\$	Program counter's current value
(x)	Contents of external RAM location
((x))	Contents of memory location addressed by the contents of external RAM location
←	Replaced by


Packaging Information

40-Pin Plastic DIP (600 mil)

Item	Millimeters	Inches
A	53.34 max	2.100 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 ^{+.004} _{-.005}
E	48.26	1.900
F	1.2 min	.047 min
G	3.6 ± .3	.142 ± .012
H	.51 min	.020 min
I	4.31 max	.170 max
J	5.72 max	.226 max
K	15.24 [TP]	.600 [TP]
L	13.2	.520
M	.25 ^{+.10} _{-.05}	.010 ^{+.004} _{-.003}

Notes:

- [1] Each lead centerline is located within .25 mm [.010 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.




83-001399B

40-Pin Cerdip with Window (600 mil)

Item	Millimeters	Inches
A	53.34 max	2.100 max
B	2.54 max	.100 max
C	2.54 [TP]	.100 [TP]
D	.50 ± .10	.020 ^{+.004} _{-.005}
E	48.26	1.900
F	1.2 min	.047 min
G	3.5 ± .3	.138 ± .012
H	.51 min	.020 min
I	3.80	.150
J	5.08 max	.200 max
K	15.24 [TP]	.600 [TP]
L	13.21	.520
M	.25 ± .05	.010 ^{+.002} _{-.003}
N	φ 7.62	φ .300

Note:

- [1] Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.
- [2] Item "K" to center of leads when formed parallel.



83-003785B

Notes:

NEC
NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street
P.O. Box 7241
Mountain View, CA 94039
TEL 415-960-6000
TWX 910-379-6985

For Literature Call Toll Free: 1-800-632-3531
1-800-632-3532 (In California)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.