

Description

The NEC μ PD9305 memory access and general bus interface chip (MAGIC) is a peripheral LSI support device for the μ PD7281 image pipelined processor (ImPP). The μ PD7281 is a data flow architecture processor that supports high speed image and signal processing applications. The μ PD9305 chip can support from one to eight μ PD7281s and also interfaces to both 8-bit and 16-bit host processors.

The μ PD9305's powerful interface capabilities allow it to support basic interface operations, object program load, read/write/modify operations on image memory, and multiple μ PD7281 image memory accesses.

Since the μ PD7281 ImPP does not use direct addressing, the memories in a μ PD7281 processor system can be seen as processing modules with unique module numbers. These separate modules must output memory access tokens containing their own unique address, data, and control signals. The modules must perform the necessary processing, and then output the result of the access as another memory access token. To do this, the multiple μ PD7281 modules require external circuitry to process the memory access tokens that they output. In addition, this same circuitry is required to organize the data output from the memory into token format.

Circuitry is also needed between the host processor and the μ PD7281s to organize the data from the host into token format and to return the data output from the μ PD7281s into the form required by the host processor. Finally, tokens may have to be returned to other μ PD7281s in token form for further processing.

The μ PD9305 simplifies the above operations by keeping the data in the most convenient form. The μ PD9305 replaces approximately 80 medium/small scale integrated devices with a single integrated circuit.


Features

- ☐ High performance image memory interface
- ☐ Reduces external circuits required for ImPP system
- ☐ Simplifies host interface
- ☐ Up to 24-bit image memory addressing
- ☐ Up to 18-bit image memory data
- ☐ Register file for memory access
- ☐ Refresh control of image memory
- ☐ Functions with separate DMA controller
- ☐ Single +5 V power supply
- ☐ CMOS technology for lower power consumption

Ordering Information

Part Number	Package Type
μ PD9305R	132-pin ceramic grid array

Pin Configuration



3h

Pin Identification

No.	Symbol	Function
1	CLK	Clock input
2-4	D ₁₀ , D ₁₂ , D ₁₅	Bidirectional data bus bits
5	OACK	Output acknowledge input
6	OREQ	Output request output
7	IDB ₁₄	Input data bus bit
8	ODB ₁₄	Output data bus bit
9	IDB ₁₁	Input data bus bit
10, 11	ODB ₁₁ , ODB ₈	Output data bus bits
12	IDB ₉	Input data bus bit
13	ODB ₅	Output data bus bit
14	IDB ₈	Input data bus bit
15	ODB ₄	Output data bus bit
16	IDB ₇	Input data bus bit
17	ODB ₂	Output data bus bit

Pin Identification (Cont)

No.	Symbol	Function
18	IDB ₆	Input data bus bit
19	MN ₂	Module number output
20	IDB ₄	Input data bus bit
21	IMA ₂₂	Image memory address output bit
22	IDB ₂	Input data bus bit
23, 24	IMA ₁₈ , IMA ₁₅	Image memory address output bits
25	IDB ₀	Input data bus bit
26-28	IMA ₁₂ -IMA ₁₀	Image memory address output bits
29	SOLBSY	Self object load busy output
30	CPURQ	CPU request output
31	DMAAEN	DMA address enable input
32-34	IMA ₅ , IMA ₂ , IMA ₀	Image memory address output bits
35	DMAAK ₁	DMA / 1 acknowledge input
36	DMARQ ₁	DMA / 1 request output
37	IMD ₁₃	Bidirectional image memory data bus bit
38	IMAK	Image memory acknowledge input
39-42	IMD ₁₀ -IMD ₇	Bidirectional image memory data bus bits
43	A ₀	Address select input
44,45	IMD ₃ , IMD ₁	Bidirectional image memory data bus bits
46	IMWR	Image memory write output
47	WR	Write input
48,49	D ₂ , D ₅	Bidirectional data bus bits
50	CS	Chip select input
51,52	D ₈ , D ₉	Bidirectional data bus bits
53	GND	Ground
54,55	D ₁₁ , D ₁₄	Bidirectional data bus bits
56	IREQ	Input request input
57	IACK	Input acknowledge output
58	IDB ₁₃	Input data bus bit
59	ODB ₁₃	Output data bus bit
60	IDB ₁₀	Input data bus bit
61-63	ODB ₁₀ , ODB ₇ , ODB ₆	Output data bus bits
64	V _{DD}	+5 V power supply
65,66	ODB ₃ , ODB ₁	Output data bus bits
67	IDB ₅	Input data bus bit
68	MN ₁	Module number output bit

Pin Identification (Cont)

69,70	IMA ₂₃ , IMA ₂₁	Image memory address output bits
71	IDB ₁	Input data bus bit
72-74	IMA ₁₇ , IMA ₁₄ , IMA ₁₃	Image memory address output bits
75	GND	Ground
76,77	IMA ₉ , IMA ₈	Image memory address output bits
78	INBUSY	Input to ImPP busy output
79, 80	IMA ₄ , IMA ₁	Image memory address output bits
81	IMD ₁₇	Bidirectional image memory data bus bit
82	DMAAK ₂	DMA / 2 acknowledge input
83	DMARQ ₂	DMA / 2 request output
84, 85	IMD ₁₂ , IMD ₁₁	Bidirectional image memory data bus bits
86	V _{DD}	+5 V power supply
87,88	IMD ₆ , IMD ₅	Bidirectional image memory data bus bits
89	A ₁	Address select input
90	IMD ₀	Bidirectional image memory data bus bit
91	IMRF	Image memory refresh output
92	D ₀	Bidirectional data bus bit
93	RD	Read input
94-96	D ₄ , D ₆ , D ₇	Bidirectional data bus bits
97	GND	Ground
98	D ₁₃	Bidirectional data bus bit
99	IPPRST	Image pipelined processor reset output
100	IDB ₁₅	Input data bus bit
101	ODB ₁₅	Output data bus bit
102	IDB ₁₂	Input data bus bit
103,104	ODB ₁₂ , ODB ₉	Output data bus bits
105,106	GND	Ground
107	ODB ₀	Output data bus bit
108,109	MN ₃ , MN ₀	Module number output bits
110	IDB ₃	Input data bus bit
111-113	IMA ₂₀ , IMA ₁₉ , IMA ₁₆	Image memory address outputs
114	V _{DD}	+5 V power supply
115	GND	Ground
116-118	IMA ₇ , IMA ₆ , IMA ₃	Image memory address outputs

Pin Identification (Cont)

No.	Symbol	Function
119	RESET	Reset input
120-122	IMD ₁₆ -IMD ₁₄	Bidirectional image memory data bus bits
123,124	GND	Ground
125,126	IMD ₄ ,IMD ₂	Bidirectional image memory data bus bits
127	IMRD	Image memory read output
128	GND	Ground
129	ERR	Error output
130,131	D ₁ ,D ₃	Bidirectional data bus bits
132	V _{DD}	+5 V power supply

Table 1. μPD9305 Pins by Function

I/O	Signal	No.
I	CLK	1
	RESET	119
	Status	
0	ERR	129
	SOLBSY	29
	CPURQ	30
	INBUSY	78
I/O	Host Interface	
	WR	47
	RD	93
	CS	50
	A ₀	43
	A ₁	89
	D ₀	92
	D ₁	130
	D ₂	48
	D ₃	131
	D ₄	94
	D ₅	49
	D ₆	95
	D ₇	96
	D ₈	51
	D ₉	52
0	D ₁₀	2
	D ₁₁	54
	D ₁₂	3
	D ₁₃	98
	D ₁₄	55
	D ₁₅	4
	DMA	
	DMARQ1	36
	DMARQ2	83
	DMAAK1	35
I	DMAAK2	82
	DMAAEN	31

Pin Functions

Table 1 shows the μPD9305 pins in their particular functional groups. The paragraphs that follow table 1 describe the operation of the pins in each group.

All unused input or output pins should be pulled up to V_{DD} or down to GND through a 2K-3K ohm resistor.

3h

Table 1. μPD9305 Pins by Function (Cont)

I/O	Signal	No.
μPD7281 Interface		
0	MN ₀	109
	MN ₁	68
	MN ₂	19
	MN ₃	108
0	OREQ	6
1	OACK	5
	IREQ	56
0	IACK	57
	IPPRST	99
0	ODB ₀	107
	ODB ₁	66
	ODB ₂	17
	ODB ₃	65
	ODB ₄	15
	ODB ₅	13
	ODB ₆	63
	ODB ₇	62
	ODB ₈	11
	ODB ₉	104
	ODB ₁₀	61
	ODB ₁₁	10
	ODB ₁₂	103
	ODB ₁₃	59
	ODB ₁₄	8
	ODB ₁₅	101
1	IDB ₀	25
	IDB ₁	71
	IDB ₂	22
	IDB ₃	110
	IDB ₄	20
	IDB ₅	67
	IDB ₆	18
	IDB ₇	16
	IDB ₈	11
	IDB ₉	12
	IDB ₁₀	60
	IDB ₁₁	9
	IDB ₁₂	102
	IDB ₁₄	7
	IDB ₁₅	100

Table 1. μPD9305 Pins by Function (Cont)

I/O	Signal	No.
Image Memory Interface		
1	IMAK	38
0	IMRD	127
	IMWR	46
	IMRF	91
	IMD ₀	90
I/O	IMD ₁	45
	IMD ₂	126
	IMD ₃	44
	IMD ₄	125
	IMD ₅	88
	IMD ₆	87
	IMD ₇	42
	IMD ₈	41
	IMD ₉	40
	IMD ₁₀	39
	IMD ₁₁	85
	IMD ₁₂	84
	IMD ₁₃	37
	IMD ₁₄	122
	IMD ₁₅	121
	IMD ₁₆	120
	IMD ₁₇	81

Table 1. μPD9305 Pins by Function (Cont)

I/O	Signal	No.
Image Memory Interface		
	IMA ₀	34
	IMA ₁	80
	IMA ₂	33
	IMA ₃	118
	IMA ₄	79
	IMA ₅	32
	IMA ₆	117
	IMA ₇	116
	IMA ₈	77
	IMA ₉	76
	IMA ₁₀	28
	IMA ₁₁	27
	IMA ₁₂	26
	IMA ₁₃	74
	IMA ₁₄	73
	IMA ₁₅	24
	IMA ₁₆	113
	IMA ₁₇	72
	IMA ₁₈	23
	IMA ₁₉	112
	IMA ₂₀	111
	IMA ₂₁	70
	IMA ₂₂	21
	IMA ₂₃	69

CLK (Clock)

CLK is the single phase master clock input. The μPD9305 clock frequency can be independent of ImPP clock frequency.

RESET (Reset)

RESET initializes the μPD9305. A reset places OREQ, IACK, the token I/O flip-flop, and IM access request signals at an inactive level. RESET resets the refresh address counter, refresh timer counter, and mode register to 0. RESET must be held low for a minimum of four μPD9305 or μPD7281 clock cycles, whichever is slower.

V_{DD} (Power)

V_{DD} is the single +5 volt power supply.

GND (Ground)

GND is the ground signal.

Status Signal Pin Functions

CPURQ (CPU Request)

CPURQ indicates to the host processor that the μPD9305 is ready to transfer a token to the host.

INBUSY (Input Busy)

INBUSY indicates that tokens are being input to the first ImPP from the μPD9305.

SOLBSY (Self Object Load Busy)

SOLBSY indicates that a self object load is being executed.

ERR (Error)

ERROR indicates that an error was output from the ImPPs, the host has read an invalid output token, or that the host has input a token while INBUSY was active.

Host Interface Signal Pin Functions

RD (Read)

RD reads the contents of the internal registers specified by A₁ and A₀.

WR (Write)

WR writes an input from the data bus to the internal register specified by A₁ and A₀.

CS (Chip Select)

CS enables the RD or WR control signals.

A₀, A₁ (Address)

A₀ and A₁ select the internal register for a read or write operation.

D₀-D₁₅ (Data Bus)

The contents of the internal registers are read from or written to via data bus bits D₀-D₁₅.

DMA Signal Pin Functions

DMAAEN (Direct Memory Access Address Enable)

DMAAEN is used to indicate to the μPD9305 that an external DMA controller is putting DMA addresses on the address bus. During a DMA operation, DMA addresses (system memory addresses) are input to A₀ and A₁. However, these addresses have no meaning for the μPD9305 and might alter register contents. For this reason, the μPD9305 operates as if A₀ and A₁ are both reset to 0 when DMAAEN is active (high).

DMARQ1 (Direct Memory Access Request 1)

DMARQ1 issues a request to an external DMA controller to transfer data from the host system memory to the μPD9305.

DMARQ2 (Direct Memory Access Request 2)

DMARQ2 issues a request to an external DMA controller to transfer data from the μPD9305 to the host system memory.

DMAAK1 (Direct Memory Access Acknowledge 1)

DMAAK1 is issued by the external DMA controller to indicate to the μPD9305 that DMARQ1 has been received.

DMAAK2 (Direct Memory Access Acknowledge 2)

DMAAK2 is issued by the external DMA controller to indicate to the μPD9305 that DMARQ2 has been received.

μPD7281 Interface Signal Pin Functions**MN₀-MN₃ (Module Number)**

MN₀-MN₃ specify the module number of one ImPP. During a reset, one module number is output via MN₀-MN₃, the other via IDB₁₂-IDB₁₅. MN₀-MN₃ are three-state pins.

OREQ (Output Request)

OREQ signals to the first ImPP that the μPD9305 is ready to transfer half a token.

OACK (Output Acknowledge)

OACK signals to the μPD9305 that a half token has been accepted by the first ImPP.

IREQ (Input Request)

IREQ signals from the last ImPP that a half token is ready to be transferred from the ImPP to the μPD9305.

IACK (Input Acknowledge)

IACK indicates to the last ImPP that the μPD9305 has accepted the half token.

IPPRST (Image Pipelined Processor Reset)

IPPRST resets the ImPPs during RESET or a command reset.

ODB₀-ODB₁₅ (Output Data Bus)

ODB₀-ODB₁₅ transfer tokens from the μPD9305 to the first ImPP.

IDB₀-IDB₁₅ (Input Data Bus)

IDB₀-IDB₁₅ transfer tokens between the output of the last ImPP and the μPD9305.

Image Memory Interface Signal Pin Functions**IMRD (Image Memory Read)**

IMRD requests a read of the contents of the image memory addressed by IMA₀-IMA₂₃.

IMWR (Image Memory Write)

IMWR requests a write to the image memory location addressed by IMA₀-IMA₂₃.

IMRF (Image Memory Refresh)

IMRF indicates an image memory refresh cycle.

IMAK (Image Memory Acknowledge)

IMAK indicates to the μPD9305 that an image memory read, write or refresh has been completed.


IMA₀-IMA₂₃ (Image Memory Address)

IMA₀-IMA₂₃ supplies the image memory address for a read or write operation or for DRAM refresh (IMA₀-IMA₉ only).

IMD₀-IMD₁₇ (Image Memory Data)

IMD₀-IMD₁₇ is the bidirectional data bus for transferring data to and from the image memory.

μPD9305 Block Diagram



3h

Functional Description

The μPD9305 has the following functional units:

- μPD7281 input bus interface
- μPD7281 output bus interface
- System bus interface
- Image memory bus interface
 - Register file
 - R/M/W control
 - Self object load control
 - Image memory refresh control

μPD7281 Input Bus Interface

After the last ImPP outputs a token, the input bus interface determines whether the token should be an output token to the host CPU, to the image memory, or to the output bus interface block. The high order 16 bits of the token output from the last ImPP are latched into in the high word register (HWR) and then decoded by the input token decoder to determine the token type.

μPD7281 Output Bus Interface

The output bus interface logic transmits tokens through the multiplexer (MUX) to the first ImPP. The transmitted tokens come from the system bus interface, the μPD7281 input bus interface, or the image memory bus interface. The output bus interface uses a priority control mechanism to prevent collisions between the tokens coming from the different blocks.

System Bus Interface

The system bus interface receives a token from the host CPU for the ImPPs, sends it to the output register (OUTR), and signals the output bus interface. Conversely, it sends a token, which is output from the last ImPP, through the input register (INR) to the host CPU according to instructions from the host CPU. The host CPU can set input or output modes (MODER register), read the status register (STATUSR), set image memory refresh timing (RFTMR register), and set module numbers (MNR) for two μPD7281s.

Image Memory Bus Interface

The image memory bus interface accepts the following five types of tokens:

Token	Description
WHA	Write high address
WLA	Write low address
WD	Write data
RHA	Read high address
RLA	Read low address

Tokens have a 16-bit data value, so the address is transferred in two tokens to form the 24-bit image memory address. The lower 16-bits of the image memory address are latched in the lower address register.

The image memory bus interface also performs read/modify/write functions with the R/M/W control logic and provides a register file.

Register File. The register file is used for storing write high addresses (WHAR/four 8-bit registers), write data (WDR/four 18-bit registers), and read high addresses (RHAR/four 8-bit registers).

Read/Modify/Write (R/M/W) Control. The R/M/W control reads a word from the image memory, performs a logical operation (AND, OR, or XOR) between it and the contents of a write data register (WDR), and then writes it back to a location referenced by the WHAR (the same lower 16-bit address, but a different upper eight bits).

Self Object Load (SOL). The self object load control loads ImPP object programs stored in image memory into the ImPPs. When the SOL is given a starting address, the SOL control automatically generates the appropriate addresses to read the image memory.

Image Memory Refresh Control. The μPD9305 generates a 10-bit address and the timing for refreshing dynamic image memories. The timing is set by the RFTMR register.

Figure 1 shows the input/output token format and table 2 shows how the image memory access tokens function.

Figure 1. Input/output Token Format




Table 2. Image Memory Access Tokens⁽¹⁾

MN	Z	ID	CTLF	Data	Function	Operation	
0001	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR1 reference)	R
		1 1 1	----	-----	Image memory read high address	Read high address register (RHAR1) set (Note 2)	S
0010	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR2 reference)	R
		1 1 1	----	-----	Image memory read high address	Read high address register (RHAR2) set (Note 2)	S
0011	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR3 reference)	R
		1 1 1	----	-----	Image memory read high address	Read high address register (RHAR3) set (Note 2)	S
0100	-	MN'	ID'	----	Image memory read low address	Image memory read (RHAR4 reference)	R
		1 1 1	----	-----	Image memory read high address	Read high address register (RHAR4) set (Note 2)	S
0101	-	0 0 0 0	DIR	----	Image memory write low address	Image memory write (referencing WHAR and WDR selected by DIR)	W
		0 0 1 --	DIR	----	Image memory write high address	Set write high address register (WHAR) selected by DIR	S
		0 1 0 --	DIR	-- C,S	Image memory write data register	Set write data register (WDR) selected by DIR	S
		0 1 1 --	DIR	----	Image memory read high address	Set read high address register (RHAR) selected by DIR	S
		1 0 0 MASK	DIR	----	Read/write low address	Read/modify/write	RW
		1 0 1 --	DIR	----	Read/write low address	Read / modify / write (write CS bits selects mask)	RW
0110	-	0 0 ---	DIR	----	Load starting low address	Self object load	R
		0 1 ---	DIR	----	Load starting low address	Self object load MN of output token is SOLMN)	R
		1 -----	--	-----	SOLMN	Set SOLMN for self object load	S

Notes:

(1) The following definitions refer to the above table:

MN: Module number

Z: Always 0

ID: Identifier

CTLF: Control field

ID': ID used for next circulation

MN': MN used for next circulation (MN ≠ 111)

DIR: Specifies registers for memory image access

MASK: Specifies the modify mode

--: Do not care

S: Set

R: Read

W: Write

(2) When RHASEL of the mode register is 1, the tokens become image memory read (request) tokens

Table 3 shows module number (MN) values and the five token types (refer to figure 12).

The five token types are:

- (1) Output request data to the host
- (2) Image memory access data
- (3) DMA request data
- (4) Pass data
- (5) Delete data

Table 3. MN Values and Token Types

Token Type	MN	ID	Function	Abbreviation
(1)	0 0 0 0	x x x x x x x	μPD7281 output data to host	CPU
(2)	0 0 0 1	MN' ID'	Image memory read1 (RHAR1 select)	IMR
		x x x x x x x		
		1 1 1 x x x x	RHAR1 set (Note 2)	
	0 0 1 0	MN' ID'	Image memory read2 (RHAR2 select)	
		x x x x x x x		
		1 1 1 x x x x	RHAR2 set (Note 2)	
	0 0 1 1	MN' ID'	Image memory read3 (RHAR3 select)	
		-- --		
		1 1 1 x x x x	RHAR3 set (Note 2)	
	0 1 0 0	MN' ID'	Image memory read4 (RHAR4 select)	
		-- --		
		1 1 1 x x x x	RHAR4 set (Note 2)	
	0 1 0 1	0 0 0 0 0 DIR	Image memory write	IMW
		-- --		
		0 0 1 x x DIR	High address set for write (selected register file is DIR +1)	IMWHA
		-- --		
		0 1 0 x x DIR	Write data set (selected register file is DIR +1)	IMWD
		-- --		
		0 1 1 x x DIR	High address set for read (selected register file is DIR +1)	IMREA
		-- --		
		1 0 0 Mask DIR	Read/modify/write1	RMW1
		-- --		
		1 0 1 x x DIR	Read / modify / write2 (mask selected by CS bits of image memory write data)	RMW2
		-- --		
(3)	0 1 0 1	1 1 0 x x x x	DMA1 (host — μPD7281)	DMA1
		1 1 1 x x x x	DMA2 (μPD7281 → host)	DMA2
(2)	0 1 1 0	0 0 x x x DIR	Self object load1	SOL1
		-- --		
		0 1 x x x DIR	Self object load2 (rewrite MN)	SOL2
		-- --		
		1 x x x x x x	MN set for self object load	SOLMN
(4)	0 1 1 1		μPD7281 module number (when RHASEL=1)	PASS
	1 0 0 0		μPD7281 module numbers	
	1 0 0 1			
	1 0 1 0			
	1 1 0 0			
	1 1 0 1			
	1 1 1 0			
(5)	1 1 1 1		Deleted	VANISH

Notes:

(1) The following definitions refer to the above table:

MN: Module number

ID: Identifier

MN': MN used for next circulation (MN ≠ 111)

ID': ID used for next circulation

(2) When RHASEL of the mode register is 1, the tokens become image memory read tokens.

Absolute Maximum Ratings

T_A = 25°C

Power supply voltage, V _{DD}	−0.5 V to 7.0 V
Input voltage, V _I	−0.5 V to 7.0 V
Output current, I _O	10 mA
Operating temperature, T _{OP}	0°C to 70°C
Storage temperature, T _{STG}	−65°C to 150°C

***Comment:** Exposing the device to stresses above those listed in absolute maximum ratings could cause permanent damage. Do not operate the device under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

T_A = 25°C

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Input capacitance	C _I		10	pF	f _c = 1 MHz Unmeasured pins are at 0 V.
Output capacitance	C _O		15	pF	
Input/output capacitance	C _{IO}		15	pF	

DC Characteristics

T_A = 0°C to +70°C, V_{DD} = 5 V ± 10%

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input low voltage	V _{IL}	−0.5		0.8	V	
Input high voltage	V _{IH}	2.0		V _{DD} + 0.5	V	
Output low voltage	V _{OL}			0.4	V	I _{OL} = 2 mA
Output high voltage	V _{OH}	V _{DD} − 0.4			V	I _{OL} = −400 μA
Input leakage current	I _{LI}			±10	μA	0 ≤ V _I ≤ V _{DD}
Output leakage current	I _{LO}			±10	μA	0 ≤ V _I ≤ V _{DD}
Supply current	I _{DD}		10	100	mA	10 MHz

AC Characteristics

T_A = 0°C to +70°C, V_{DD} = 5 V ± 10%

Clock Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
CLK cycle time	t _{CYK}	80		ns	
Clock pulse width high	t _{WKH}	30		ns	
Clock pulse width low	t _{WKL}	30		ns	
Clock rise time	t _{KR}		10	ns	
Clock fall time	t _{KF}		10	ns	

Input Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Input rise time	t _{IR}	0	10	μs	
Input fall time	t _{IF}	0	10	μs	

RESET Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
RESET pulse width	t _{RST}	t _{CYK}		ns	μPD9305 only
RESET setup time to IPPRST	t _{DRSPRL}		40	ns	
IPPRST hold time after RESET ↑	t _{DRSPRH}		50	ns	
IPPRST setup to MN ₀ -MN ₃	t _{DMN}		60	ns	
MN ₀ -MN ₃ float time after IPPRST ↑	t _{FMN}		50	ns	
IPPRST low until OBD ₁₅ -OBD ₁₂ active	t _{OPROD}		60	ns	
OBD ₁₅ -OBD ₁₂ float time after IPPRST ↑	t _{FPROD}		50	ns	

3h

Host CPU → μPD9305 Read/Write Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
Address setup to WR ↓, RD ↓	t _{SARW}	20		ns	
Address hold time after WR ↑, RD ↑	t _{HRWA}	20		ns	
CS setup to WR ↓, RD ↓	t _{SCRW}	0		ns	
CS hold time after WR ↑, RD ↑	t _{HRWC}	0		ns	
WR, RD pulse width	t _{WRWL}	100		ns	
RD setup to data	t _{DRD}		80	ns	
Data float time after RD ↑	t _{FRD}		30	ns	
Data setup to WR ↑	t _{SDW}	20		ns	
Data hold after WR ↑	t _{HWD}	20		ns	

DMA Request Timing⁽¹⁾

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
DMA _{RQ} ↓ setup time to DMA _{AK} ↓	t _{DDDA}	20		ns	
DMA _{RQ} ↑ time from DMA _{AK} ↓	t _{DDADQ}		50	ns	
DMA _{RQ} ↓ time from DMA _{AK} ↑	t _{RVDQ}	50		ns	
DMA _{AK} ↑ setup time to (RD, WR) ↓	t _{SDERW}	30		ns	
DMA _{AK} hold time after (RD, WR) ↑	t _{HRWDE}	30		ns	
DMA _{AK} low setup time to (RD, WR) ↓	t _{SDARW}	0		ns	
DMA _{AK} hold time after (RD, WR) ↑	t _{HRWDA}	0		ns	
DMA _{AK} pulse width	t _{WDAL}	t _{CYK}		ns	

Note:

- (1) DMA_{AK} = DMA_{AK1} or DMA_{AK2}
DMA_{RQ} = DMA_{RQ1} or DMA_{RQ2}

I/O Request/Acknowledge Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
IREQ ↓ setup time to IACK ↓	t _{DQIALI}	15	60	ns	
IACK ↓ setup time to IREQ ↑	t _{DIAIQH}	10		ns	
IREQ ↑ setup time to IACK ↓	t _{DQIAHI}	20	70	ns	
IACK ↑ setup to IREQ ↓	t _{DIAIQL}	10		ns	
ID bus setup time to IREQ ↑	t _{SIDIQ}	20		ns	
ID bus hold time from IREQ ↑	t _{HIQID}	10		ns	
OREQ ↓ setup time to OACK ↓	t _{DOOQAL}	10		ns	
OACK ↓ setup time to OREQ ↑	t _{DOAOQH}	20	70	ns	
OREQ ↑ setup time to OACK ↑	t _{DOOQAH}	10		ns	
OACK ↑ setup time to OREQ ↓	t _{DOAOQL}	15	60	ns	
OREQ ↓ setup time to ODB valid	t _{DOOOD}		10	ns	
ODB float time after OREQ ↑	t _{FOOOD}	10		ns	

Note:

Pull-up resistors required on μPD9305 IDB₁₅–IDB₀ to meet t_{HIQID} timing.

Image Memory Read, Write, Refresh Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
IMA ⁽¹⁾ ↑ active time from CLK ↓	t _{DKMARF}		100	ns	IM refresh
IMA active time from CLK ↓	t _{DKMAMC}		60	ns	IM read or IM write
IMA float time from IMC ↓	t _{FMCMCMA}	10		ns	
IMC recovery time	t _{RVMC}	1.5t _{CYK}		ns	
IMC ↑ delay time from CLK ↓	t _{DKMCH}		35	ns	
IMC ↓ delay time from CLK ↓	t _{DKMCL}		40	ns	
IMAK recovery time	t _{RVMK}	1.5t _{CYK}		ns	
IMAK setup time to CLK ↓	t _{SMKK}	10		ns	
IMAK hold time from IMC ↓	t _{HCMCMK}	0		ns	
IMD setup time to CLK ↑	t _{SMCK}	20		ns	Image memory read timing
IMD hold time from IMRD ↓	t _{HMRMD}	0		ns	Image memory read timing
IMD delay time from CLK ↓	t _{DKMD}		30	ns	Image memory write timing
IMD float time from IMWR ↓	t _{FMWMD}	20		ns	Image memory write timing

Note:

- (1) IMA = IMA₂₃-IMA₀
- (2) IMC + IMRD, IMWR or IMRF
- (3) To maximize IM access time use IMAK = IMC. Then IM cycle time will be 3.t_{CYK}

SOLBSY Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
SOLBSY delay time from IACK ↑	t _{DIASB}		30	ns	
SOLBSY delay time from CLK ↓	t _{DKSB}		60	ns	

CPURQ Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
CPURQ delay time from IACK ↑	t _{DIAPQ}		30	ns	
CPURQ delay time from RD ↑	t _{DPRQ}		60	ns	

INBUSY Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
INBUSY ↑ delay time from WR ↑	t _{DWIB}		70	ns	
INBUSY ↓ delay time from OREQ ↑	t _{DOQIB}		40	ns	

ERR Timing

Parameter	Symbol	Limits		Unit	Test Conditions
		Min	Max		
ERR ↑ delay time from IACK ↑	t _{DIAE}		30	ns	Error token output
ERR ↑ delay time from WR ↓	t _{DWE}		60	ns	INBUSY = 1
ERR ↑ delay time from RD	t _{DRE}		60	ns	CPURQ = 0
INBUSY hold time from WR ↓	t _{HWIB}		10	ns	
CPURQ setup time to RD ↓	t _{SPQR}		10	ns	


Note:

All unused input or output pins should be pulled up to V_{DD} or down to GND through a 2K-3K ohm resistor.


3h

Timing Waveforms


Clock Timing




Input Timing




RESET Timing



Host CPU $\rightarrow$ μ PD9305 Write Timing



Host CPU $\rightarrow$ μ PD9305 Read Timing



The diagram illustrates the timing relationships for the 68000 microprocessor's DMA and write operations. The signals shown are DMARQ1, DMAAEN, DMAAK1, WR, and the data bus D15-D0. Key timing parameters are defined as follows:

- t_{DDQDA} : Delay from DMARQ1 falling edge to DMAAEN rising edge.
- t_{DDADQ} : Delay from DMAAEN rising edge to DMAAK1 falling edge.
- t_{RVQDQ} : Delay from DMAAK1 falling edge to WR falling edge.
- t_{WDAL} : Width of the DMAAEN pulse.
- t_{SDARW} : Delay from DMAAEN rising edge to DMAAK1 falling edge.
- t_{HRWDA} : Delay from DMAAK1 falling edge to WR falling edge.
- t_{SDERW} : Delay from DMAAK1 falling edge to WR falling edge.
- t_{HRWDE} : Delay from WR falling edge to D15-D0 data valid.
- t_{SDW} : Delay from WR falling edge to D15-D0 data valid.
- t_{HWD} : Delay from WR falling edge to D15-D0 data valid.

3h

The diagram illustrates the timing relationships for the 68000 microprocessor's DMA and RD signals. The signals shown are DMARQ2, DMAEN, DMAAK2, RD, and the data bus D15-D0. The timing parameters are defined as follows:

- t_{DDQDA} : Delay from DMARQ2 falling edge to DMAEN rising edge.
- t_{DDAQ} : Delay from DMAEN rising edge to DMAAK2 falling edge.
- t_{RVDQ} : Delay from DMAAK2 falling edge to RD rising edge.
- t_{WDAL} : Width of DMAEN pulse.
- t_{SDARW} : Delay from DMAEN rising edge to RD falling edge.
- t_{HRWDA} : Delay from DMAAK2 falling edge to RD rising edge.
- t_{SDERW} : Delay from RD falling edge to DMAEN rising edge.
- t_{HRWDE} : Delay from RD rising edge to DMAAK2 falling edge.
- t_{DRD} : Delay from RD falling edge to D15-D0 data becoming valid.
- t_{FRD} : Delay from RD rising edge to D15-D0 data becoming invalid.

The diagram shows three signals: $\overline{OREQ}$, $\overline{OACK}$, and $ODB_{15}-ODB_0$. $\overline{OREQ}$ is an active-low signal that transitions from high to low and back to high. $\overline{OACK}$ is an active-low signal that transitions from low to high and back to low. $ODB_{15}-ODB_0$ is a bus signal that transitions between high (H) and low (L) states. The timing parameters are defined as follows: t_{DOAQAL} is the time from $\overline{OREQ}$ falling to $\overline{OACK}$ falling; t_{DOAQOH} is the time from $\overline{OREQ}$ rising to $\overline{OACK}$ rising; t_{DOQOAH} is the time from $\overline{OACK}$ falling to $ODB_{15}-ODB_0$ rising; t_{DOAQOL} is the time from $\overline{OREQ}$ falling to $ODB_{15}-ODB_0$ falling; t_{DOAQOH} is the time from $\overline{OREQ}$ rising to $ODB_{15}-ODB_0$ rising; t_{DOQOAH} is the time from $\overline{OACK}$ rising to $ODB_{15}-ODB_0$ falling; t_{DOQOD} is the time from $\overline{OREQ}$ falling to $ODB_{15}-ODB_0$ rising; t_{FOQOD} is the time from $\overline{OREQ}$ rising to $ODB_{15}-ODB_0$ falling; t_{FOQOD} is the time from $\overline{OREQ}$ falling to $ODB_{15}-ODB_0$ rising.

I/O Data Bus Handshake Timing




Image Memory Read Timing




Image Memory Write Timing






Image Memory Refresh Timing




IM Command Timing




3h


SOLBSY Timing




CPURQ Timing




INBUSY Timing




ERR Timing, Error from ImPP



ERR Timing, INBUSY



ERR Timing, CPU Request



49-001265B

μPD9305 Operation


Table 4 shows how the μPD9305 uses signals $\overline{CS}$, $\overline{RD}$, $\overline{WR}$, and A_1 , A_0 to read or write to I/O ports.

Table 4. I/O Ports

CS	RD	WR	A ₁	A ₀	Internal I/O Ports
0	0	1	0	0	Read ImPP input data register (from ImPP)
0	0	1	0	1	Read status register
0	0	1	1	0	Command RESET; data read has no meaning
0	0	1	1	1	Not used
0	1	0	0	0	Write ImPP output data register (to ImPP)
0	1	0	0	1	Write mode register
0	1	0	1	0	Write module number register
0	1	0	1	1	Write refresh timing register

3h

Figure 2. Status Register Format




49-001260B

3h- 19

Figure 3 shows the mode register format.

Figure 3. Mode Register Format



Figures 4-20 graphically show μPD9305 operation. For a detailed description of μPD9305 operation, refer to the μPD9305 User's Manual.

Figure 4. Setting Write Method for Input Data




Figure 5. Setting Read Method for Output Data




Figure 6. Setting Fixed (16-Bit) Data




Figure 7. MN Register





Figure 8. Refresh Timing Register



3h

Figure 9. Input Timing (Host to μPD9305 to μPD7281)





Figure 10. Output Timing (μPD7281 to μPD9305 to Host)



3h

Figure 11. Output to μPD7281, Control Data Paths




Figure 12. μ PD7281, Input Control Data Flow






Figure 13. Image Memory Read Timing (Without Refresh Request)



3h

Figure 15. Image Memory Access Request Priority Control



3h

Figure 16. Read Data → μPD7281 Output Timing (Single Output)





Figure 17. Read Data — μPD7281 Output Timing (Continuous Output)



3h

Figure 18. Self Object Load Timing




Figure 19. Refresh Timing




Figure 20. Read/Modify/Write Timing





Table 5 shows the differences between command and external resets.

Figure 21 shows a typical system configuration using the μPD9305 with several ImPPs.

Table 5. Command and External Reset Differences

Item	RESET	Command Reset
I/O data counter; Tokens in the μPD9305; Cleared image memory access requests (except refresh); OREQ, IACK; DMA request	Cleared	Cleared
Refresh timer; refresh request; refresh address; mode register	Default values	No change values
IPPRST pin	0 (active)	0 (active)

Figure 21. Typical System Configuration



3h