



NEC[®]**MASTER/SLAVE D FLIP-FLOP****UPG700B
UPG700P****FEATURES**

- **LOGIC LEVELS AND SUPPLY VOLTAGES ARE ECL COMPATIBLE**
- **ULTRA HIGH SPEED**
(Typ. Operating Clock Frequency-3.2 GHz)
- **HERMETICALLY SEALED PACKAGE ASSURES HIGH RELIABILITY**

DESCRIPTION AND APPLICATIONS

The UPG700B is an ultra high speed GaAs digital integrated circuit. It is a Master Slave D-type Flip Flop with Set, Reset functions. Data input applied to the "D" terminal is transferred to the output on the positive transition of the clock pulse. When clock input is low, the data input controls only the "Master" portion of the Flip Flop. When clock input changes from a low to a high level, the data present in the "Master" is transferred to the "Slave" and the output. A high level voltage applied to S(R) terminal makes the output HIGH (low), regardless of the clock or data inputs. It is fully ECL compatible both in I/O levels and supply voltages. The 16 pin ceramic package is low loss and hermetically sealed. Devices are highly reliable because of the stability of WSI refractory gate metallization. This device is compatible with other NEC, MSI, and SSI GaAs logic products, and can be tested using a MD16EVAL 16-pin evaluation kit.

CONNECTION DIAGRAM**OUTLINE DIMENSIONS (Units in mm)****TRUTH TABLES**

INPUT				OUTPUT	
CLOCK	DATA	SET	PRESET	$Q_n + 1$	$\bar{Q}_n + 1$
H	L	L	L	L	H
H	H	L	L	H	L
L	X	L	L	Q_n	$\bar{Q}_n$
X	X	L	H	L	H
X	X	H	L	H	L
X	X	H	H	—	—

H: High Level

L: Low Level

X: High or Low

 Q_n : The output before the clock pulse $Q_n + 1$: The output after the clock pulse


Positive Clock edge triggered.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

SYMBOLS	PARAMETERS	UNITS	RATINGS
V_{DD}	Supply Voltage	V	+4
V_{SS}	Supply Voltage	V	-8
V_{TT}	Terminating Voltage	V	$V_{DD}-4$
V_{IN}	Input Voltage	V	$V_{DD} - V_{SS}$
T_{STG}	Storage Temperature	$^\circ\text{C}$	-65 to +175
T_{OP}	Operating Temperature	$^\circ\text{C}$	-65 to +125
P_T	Total Power Dissipation	mW	500

Notes:

The V_{CS} and V_{CSS} are normally open. They can be used as a bias adjustment to optimize operating frequency or output waveform. The V_{CS} and V_{CSS} are bias terminals which are used to adjust the Flip Flop circuit current and output level, respectively.



OPERATIONAL WAVEFORMS**ELECTRICAL CHARACTERISTICS** ($T_A = 25^\circ\text{C}$)

PART NUMBER PACKAGE OUTLINE				UPG700B, UPG700P H16, CHIP		
SYMBOLS	PARAMETERS	TEST CONDITIONS	UNITS	MIN.	TYP.	MAX.
I_{DD}	Supply Current	$V_{DD} = 0\text{ V}$ $V_{TT} = -2\text{ V}$ (50 Ω termination) $V_{SS} = -5.2\text{ V}$	mA		90	145
I_{SS}	Supply Current		mA		70	105
V_{OH}	High Level Output Voltage		V	-1.0	-0.8	-0.6
V_{OL}	Low Level Output Voltage		V	-2.0	-1.8	-1.6
V_{TH}	Threshold Voltage		V		-1.3	
I_{OH}	High Level Output Current**		mA		25	
I_{OL}	Low Level Output Current**		mA		4	
I_{IH}	High Level Input Current		mA		.7	
I_{IL}	Low Level Input Current		mA		.02	
$f_{\phi\text{MAX}}$	Maximum Clock Frequency		GHz	2.5	3.2	
f_{MAX}	Maximum Data Input Rate		GHz	2.2		
t_{pd}	Switching Time		ps		300	400
t_r	Output Rise Time*		ps		130	200
t_f	Output Fall Time*		ps		120	200
t_{s1}	Set Up Time		ps		100	150
t_h	Hold Time		ps		100	150


Note:

*The time from 20% to 80% of output voltage.


**The value in case 50 Ω load resistance is connected between output and V_{TT} terminal; (-2 Volts) V_{TT} is the terminating voltage of the external 50 Ω load resistance.

UPG700B, UPG700P**TYPICAL PERFORMANCE CHARACTERISTICS** ($T_A = 25^\circ\text{C}$)**Handling Procedure:**

1. When handling the device a ground strap should be used to prevent Electric Static Discharge (ESD) that can damage the GaAs MES FETs in the IC.

WAVEFORM**Attention:**

The metallized section on the back surface of the package is used as a heat sink and it is shared with the Vss terminal ($V_{ss} = -5.2\text{ V}$ normally). Do not ground the metallized section to GND (0 V). This is to prevent a short circuit with VDD ($V_{DD} = 0\text{ V}$ normally) or some other terminals.

OUTLINE DIMENSIONS (Units in μm)**RECOMMENDED CHIP ASSEMBLY CONDITIONS****Die Attachment**

Atmosphere: N₂ gas
 Temperature: $320 \pm 3^\circ\text{C}$
 AuSn Preform: UPG700P $0.7 \times 0.7 \times 0.05^t$
 (mm), 2 piece

The use of hard solder (AuSi or AuGe) is not recommended. Don't use a solder which has a melting point higher than AuSn.

Base material: CuW, Cu, KV

Epoxy Die Attach is not recommended.

Bonding:

Machine: TCB
 Wire: $30\text{ }\mu\text{m}$ diameter Au wire
 Temperature: $260 \pm 10^\circ\text{C}$
 Bonding Force: $44 \pm 5\text{ g}$
 Atmosphere: N₂ gas