Military Standard Products

UT71563V Radiation-Hardened 32K x 8 SRAM

3.3-Volt Advanced Data Sheet



October 1992

FEATURES

- ☐ 70ns maximum address access time, LET threshold greater than TBD MeV-cm²/mg (-55°C to +125°C)
- ☐ Asynchronous operation for compatibility with industry-standard 32K x 8 SRAM
- ☐ TTL compatible input and output levels
- ☐ Three-state bidirectional data bus
- ☐ Low operating and standby current
- ☐ Full military operating temperature range, -55°C to +125°C, screened to specific test methods listed in Table I MIL-STD-883 Method 5004 for Level S or Level B
- Radiation-hardened process and design; total dose irradiation testing to MIL-STD-883 Method 1019
 - Total-dose: 1.0E6 rads(Si)
 - Dose rate upset: TBD rads(Si)/sec
 - Dose rate survival: 1.0E12 rads(Si)/sec
 - LET threshold: > TBD MeV-cm²/mg
- ☐ Latchup immune
- ☐ Packaging options:
 - 40-pin 25-mil center flatpack (.790 x .790)
 - 28-pin 100-mil center DIP (.600 x 1.4)
- ☐ 3.3-volt operation

INTRODUCTION

The UT71563C SRAM is a high performance, asynchronous, radiation-hardened, 32K x 8 random access memory conforming to industry-standard fit, form, and function. The UT71563C SRAM features fully static operation requiring no external clocks or timing strobes. UTMC designed and implemented the UT71563C SRAM using an advanced radiation-hardened (EPI-CMOS) process and a device enable/disable function resulting in a high performance, power-saving SRAM. The combination of radiation-hardness, fast access time, and low power consumption make UT71563C ideal for high-speed systems designed for operation in radiation environments.




Figure 1. SRAM Block Diagram

Figure 2a. SRAM Pinout (40)




Figure 2b. SRAM Pinout (28)

PIN NAMES

A(14:0)	Address	W	Write
DQ(7:0)	Data Input/Output	ਰ	Output Enable
Eī	Enable 1	V_{DD}	Power
E2	Enable 2	V _{SS}	Ground

DEVICE OPERATION

The UT71563V has four control inputs called Enable 1 $(\overline{E1})$, Enable 2 (E2), Write Enable (\overline{W}) , and Output Enable (\overline{G}) ; fifteen address inputs, A(14:0); and eight bidirectional data lines, DQ(7:0). EI and E2 are device enable inputs that control device selection, active, and standby modes. Asserting both $\overline{E1}$ and E2 enables the device, causes IDD to rise to its active value, and decodes the fifteen address inputs to select one of 32,768 words in the memory. W controls read and write operations. During a read cycle, \overline{G} must be asserted to enable the outputs.

Table 1. Device Operation Truth Table

G	W	Eī	E2	I/O Mode	Mode
X1	X	X	0	3-state	Standby
X	X	1	X	3-state	Standby
X	0	0	1	Data in	Write
1	1	0	1	3-state	Read ²
0	1	0	1	Data out	Read

Notes:

- 1. "X" is defined as a "don't care" condition.
- 2. Device active; outputs disabled.

READ CYCLE

A combination of \overline{W} greater than $V_{IH}(min)$, $\overline{E1}$ less than $V_{IL}(max)$, and E2 greater than $V_{IH}(min)$ defines a read cycle. Read access time is measured from the latter of device enable, output enable, or valid address to valid data output.

Read Cycle 1, the Address Access read in figure 3a, is initiated by a change in address inputs while the chip is enabled with \overline{G} asserted and \overline{W} deasserted. Valid data appears on data outputs DQ(7:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as device enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}) .

Read Cycle 2, the Chip Enable-controlled Access in figure 3b, is initiated by the latter of $\overline{E1}$ and E2 going active while \overline{G} remains asserted, \overline{W} remains deasserted, and the addresses remain stable for the entire cycle. After the specified $t_{\overline{ETOV}}$ is satisfied, the eight-bit word addressed by A(14:0) is accessed and appears at the data outputs DQ(7:0).

Read Cycle 3, the Output Enable-controlled Access in figure 3c, is initiated by \overline{G} going active while $\overline{E1}$ and E2 are asserted, \overline{W} is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ETQV} have not been satisfied.

WRITE CYCLE

A combination of \overline{W} less than $V_{IL}(max)$, $\overline{E1}$ less than $V_{IL}(max)$, and E2 greater than $V_{IH}(min)$ defines a write cycle. The state of \overline{G} is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either \overline{G} is greater than $V_{IH}(min)$, or when \overline{W} is less than $V_{IL}(max)$.

Write Cycle 1, the Write Enable-controlled Access shown in figure 4a, is defined by a write terminated by W going high, with EI and E2 still active. The write pulse width is defined by $t_{WI,WH}$ when the write is initiated by \overline{W} , and by terwh when the write is initiated by the latter of EI or E2. Unless the outputs have been previously placed in the high-impedance state by G, the user must wait twicz before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access shown in figure 4b, is defined by a write terminated by the latter of EI or E2 going inactive. The write pulse width is defined by twi FF when the write is initiated by W, and by teres when the write is initiated by the latter of E1 or E2 going active. For the W initiated write, unless the outputs have been previously placed in the high-impedance state by G, the user must wait twi OZ before applying data to the eight bidirectional pins DQ(7:0) to avoid bus contention.

RADIATION HARDNESS

The UT71563V SRAM incorporates special design and layout features which allow operation in high-level radiation environments. UTMC has developed special low-temperature processing techniques designed to enhance the total-dose radiation hardness of both the gate oxide and the field oxide while maintaining the circuit density and reliability. For transient radiation hardness and latchup immunity, UTMC builds all radiation-hardened products on epitaxial wafers using an advanced twin-tub CMOS process. In addition, UTMC pays special attention to power and ground distribution during the design phase, minimizing dose-rate upset caused by rail collapse.

Table 2. Radiation Hardness Design Specifications 1

Total Dose	1.0 E 6	rads(Si)
Dose Rate Upset	TBD	rads(Si)/s 20ns pulse
Dose Rate Survival	1.0E12	rads(Si)/s 20ns pulse
LET Threshold ²	TBD	MeV-cm ² /mg
Neutron Fluence	3.0E14	n/cm ²

Notes:

- 1. The SRAM will not latchup during radiation exposure under recommended operating conditions.
- 2. TBD errors/bit-day in 90% Adam's worst case spectrum.

ABSOLUTE MAXIMUM RATINGS 1

(Referenced to V_{SS})

SYMBOL	PARAMETER	LIMITS
V_{DD}	DC supply voltage	-0.3 to 7.0V
V _{I/O}	Voltage on any pin	-0.5 to (V _{DD} + 0.5)V
T _{STG}	Storage temperature	-65 to +150°C
P_{D}	Maximum power dissipation	1.5W
$T_{\mathbf{J}}$	Maximum junction temperature	+175°C
$\Theta_{ m JC}$	Thermal resistance, junction-to-case ²	10°C/W
I _I	DC input current	±10 mA

Notes:

2. Test per MIL-STD-883, Method 1012.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS
V_{DD}	Positive supply voltage	3.0 to 3.6V
T _C	Case temperature range	-55 to +125°C
$ m V_{IN}$	DC input voltage	0V to V _{DD}

^{1.} Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*

 $(V_{DD} = 3.3V \pm 10\%; -55^{\circ}C < T_{C} < +125^{\circ}C)$

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V_{IH}	High-level input voltage	(TTL)	2.2		V
V_{IL}	Low-level input voltage	(TTL)		0.8	V
V _{OL}	Low-level output voltage	I_{OL} = TBDmA, V_{DD} = 3.0V (TTL)		0.4	V
V _{OL}	Low-level output voltage	I_{OL} = TBD μ A, V_{DD} = 3.0V (CMOS)		$V_{SS} + 0.05$	V
V _{OH}	High-level output voltage	$I_{OH} = TBDmA, V_{DD} = 3.0V$ (TTL)	2.4		V
V _{OH}	High-level output voltage	$I_{OH} = TBD\mu A$, $V_{DD} = 3.0V$ (CMOS)	V _{DD} - 0.05		V
C _{IN} ¹	Input capacitance	$f = 1$ MHz @ 0V, $V_{DD} = 3.0$ V		15	pF
C _{IO} 1	Bidirectional I/O capacitance	$f = 1$ MHz @ 0V, $V_{DD} = 3.0$ V		20	pF
I _{IN}	Input leakage current	$V_{IN} = V_{DD}$ and V_{SS}	-10	10	μА
I _{OZ}	Three-state output leakage current	$V_O = V_{DD}$ and V_{SS} $V_{DD} = 3.6V$ $\overline{G} = 3.6V$	-10	10	μА
I _{OS} ^{2,3}	Short-circuit output current	$V_{DD} = 3.6V, V_{O} = V_{DD}$ $V_{DD} = 3.6V, V_{O} = 0V$	-90	90	mA mA
I _{DD} (OP)	Supply current operating @1MHz	TTL inputs ($I_{OUT} = 0$) $V_{DD} = 3.6V$	į	25	mA
I _{DD} (OP)	Supply current operating @ 18.1 MHz	TTL inputs $(I_{OUT} = 0)$ $V_{DD} = 3.6V$		120	mA
I _{DD} (SB) pre-rad	Supply current standby	TTL inputs (i.e., $I_{OUT} = 0$) $\overline{E1} = V_{DD} - 0.5$, $V_{DD} = 3.6V$		TBD	μА
I _{DD} (SB) post-rad	Supply current standby	TTL inputs (i.e., $I_{OUT} = 0$) E1 = V_{DD} - 0.5, V_{DD} = 3.6V		TBD	mA

Notes:
* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1.0E6 rads(Si).

^{1.} Measured only for initial qualification, and after process or design changes that could affect input/output capacitance.

2. Supplied as a design limit but not guaranteed or tested.

3. Not more than one output may be shorted at a time for maximum duration of one second.

AC CHARACTERISTICS READ CYCLE (Post-Radiation)*

 $(V_{DD} = 3.3V \pm 10\%; -55^{\circ}C < T_{C} < +125^{\circ}C)$


SYMBOL	PARAMETER	MIN	` MAX	UNIT
t _{AVAV}	Read cycle time	70		ns
t _{AVQV}	Read access time		70	ns
t _{AXQX}	Output hold time	5		ns
tGLQX	G-controlled output enable time	0		ns
^t GLQV	G-controlled output enable time (Read Cycle 3)		25	ns
t _{GHQZ}	G-controlled output three-state time		25	ns
t _{ETQX} 1	E-controlled output enable time	0		ns
t _{ETQV} 1	E-controlled access time		70	ns
t _{EFQZ} ²	E-controlled output three-state time		25	ns

Notes:

Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1.0E6 rads(Si).
The ET (enable true) notation refers to the rising edge of E2 or the falling edge of EI, whichever comes last. SEU immunity does not affect the read


parameters.

2. The EF (enable false) notation refers to the falling edge of E2 or the rising edge of E1, whichever comes first. SEU immunity does not affect the read parameters.



- Assumptions: 1. \overrightarrow{EI} and $\overrightarrow{G} \leq V_{IL}$ (max)
- 2. E2 and W ≥ VIH (min)

Figure 3a. SRAM Read Cycle 1: Address Access



1. $\overline{G} \le V_{IL}$ (max) and $\overline{W} \ge V_{IH}$ (min)

Figure 3b. SRAM Read Cycle 2: Chip Enable Access




Figure 3c. SRAM Read Cycle 3: Output Enable Access

AC CHARACTERISTICS WRITE CYCLE (Post-Radiation)*

 $(V_{DD} = 3.3V \pm 10\%; -55^{\circ}C < T_{C} < +125^{\circ}C)$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{AVAV}	Write cycle time	75		ns
t _{ETWH}	Device enable to end of write	70		ns
t _{AVET}	Address setup time for write (E1 or E2 - initiated)	0		ns
t _{AVWL}	Address setup time for write (\overline{W} - initiated)	0		ns
twLWH	Write pulse width	60		ns
twhax	Address hold time for write (W - controlled)	0		ns
t _{EFAX}	Address hold time for device enable (E1 or E2 - controlled)	0		ns
t _{WLQZ} 1	W-controlled three-state time		25	ns
twHQX 1	W-controlled output enable time	0		ns
tetef	Device enable pulse width (EI or E2 - controlled)	70		ns
t _{DVWH}	Data setup time	60		ns
t _{WHDX}	Data hold time	0		ns
twlef	Device enable controlled write pulse width	60		ns
t _{DVEF}	Data setup time	60		ns
t _{EFDX}	Data setup time	0		ns
t _{AVWH}	Address valid to end of write	60		ns
twhwL	Write disable time	10		ns

The second of the second of

^{*} Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019 at 1.0E6 rads(Si).

1. Three-state is defined as a TBDmV change from steady-state output voltage.





Figure 4a. SRAM Write Cycle 1: W-Controlled Access



Assumptions & Notes:

1. $\overline{G} \le V_{IL}$ (max). If $\overline{G} \ge V_{IH}$ (min) then Q(7:0) will be in three-state for the entire cycle. 2. Either EI/E2 scenario above can occur.

Figure 4b. SRAM Write Cycle 2: Enable-Controlled Access

DATA RETENTION CHARACTERISTICS (Pre-Radiation)

 $(T_C = 25^{\circ}C)$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM V _{DD}	UNIT
			2.0V	
V_{DR}	V _{DD} for data retention	2.0		V
I_{DDR}^{-1}	Data retention current		60	μА
t _{EFR} 1,2	Chip deselect to data retention time	0		ns
t _R ^{1,2}	Operation recovery time	t _{AVAV}		ns

- Notes: 1. $\overrightarrow{EI} \ge V_{DD} 0.2V$ or $E2 \le 0.2V$.
- 2. Guaranteed but not tested.





Figure 5. Low V_{DD} Data Retention Waveform



Notes:

- 1. 30pF including scope probe and test socket.
- 2. Measurement of data output occurs at the low to high or high to low transition mid-point.

Figure 6. AC Test Loads and Input Waveforms

PACKAGING




Figure 7a. 40-pin Ceramic Flatpack





Figure 7b. 28-pin Ceramic DIP Package

ORDERING INFORMATION

To order the UT71563V SRAM, use the following part number guide:



UTMC Main Office 1575 Garden of the Gods Road Colorado Springs, CO 80907-3486 1-800-722-1575 Los Angeles Sales Office 101 Columbia Street, Suite 130 Aliao Viejo, CA 92636

Boston Sales Office 1601 Trapelo Road, Reservoir Place Waitham, MA 02154 1-617-890-8862

United Technologies Microelectronics Center, Inc. (UTMC) reserves the right to make changes to any products and services herein at any time without notice. Consult UTMC or an authorized sales representative to verify that the information in this data sheet is current before using this product. UTMC does not assume any responsibility or liability arising out

of the application or use of any product or service described herein, except as expressly agreed to in writing by UTMC; nor does the purchase, lease, or use of a product or service from UTMC convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of UTMC or of third parties.