## CD54ACT02, CD74ACT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCHS309 - JANUARY 2001

- Inputs Are TTL-Voltage Compatible
- Speed of Bipolar FCT, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- **■** ±24-mA Output Drive Current
  - Fanout to 15 FCT Devices
  - Drives 50-Ω Transmission Lines
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

#### CD54ACT02...F PACKAGE CD74ACT02...E OR M PACKAGE (TOP VIEW) 1Y 14 🛮 V<sub>CC</sub> 13 4Y 1А П 1B [] 3 12 ¶ 4B 2Y 🛮 4 11 4A 2A 🛮 5 10 3Y 2B 🛮 6 9 3B GND 17 8 🛮 3A

#### description

The 'ACT02 devices contain four independent 2-input NOR gates that perform the Boolean function  $Y = \overline{A} \cdot \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – E	Tube	CD74ACT02E	CD74ACT02E		
–40°C to 85°C	SOIC - M	Tube	CD74ACT02M	ACT02M		
	SOIC - IVI	Tape and reel	CD74ACT02M96	ACTUZIVI		
−55°C to 125°C	CDIP – F	Tube	CD54ACT02F3A	CD54ACT02F3A		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (each gate)

INP	JTS	OUTPUT
Α	В	Y
Н	Χ	L
Х	Н	L
L	L	Н




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCHS309 - JANUARY 2001

#### logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	-0.5 V to 6 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): E package	
M package	86°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

SCHS309 - JANUARY 2001

### recommended operating conditions (see Note 3)

		T <sub>A</sub> = 25°C		CD54ACT02		CD74ACT02		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
٧ <sub>I</sub>	Input voltage	0	VCC	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	0	VCC	V
ІОН	High-level output current		-24		-24		-24	mA
loL	Low-level output current		24		24		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	0	10	0	10	ns/V
TA	Operating free-air temperature			-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		Vaa	T <sub>A</sub> = 25°C		CD54ACT02		CD74ACT02		UNIT
PARAMETER	TEST COR	IDITIONS	VCC MIN MAX		MIN	MAX	MIN	MAX	UNIT	
		$I_{OH} = -50  \mu A$	4.5 V	4.4		4.4		4.4		
	VI = VIH or VIL	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8		V
VOH	vi = viH or viF	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85				
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85		
	VI = VIH or VIL	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1		0.1	V
Vai		I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44	
VOL		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65			
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65	
lį	$V_I = V_{CC}$ or GND		5.5 V		±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	5.5 V		4		80		40	μΑ
ΔlCC	$V_{I} = V_{CC} - 2.1 \text{ V}$		4.5 V to 5.5 V		2.4		3		2.8	mA
Ci					10		10		10	pF

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

#### **ACT INPUT LOAD TABLE**

INPUT	UNIT LOAD					
A or B	0.32					

Unit load is  $\Delta I_{CC}$  limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).



# CD54ACT02, CD74ACT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCHS309 - JANUARY 2001


# switching characteristics over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	CD54ACT02		CD74ACT02		UNIT
PARAMETER	METER (INPUT) (C		MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	A or B	V	3.1	12.2	3.1	11.1	no
t <sub>PHL</sub>	AUID	T	3.1	12.2	3.1	11.1	ns

# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		UNIT
C <sub>pd</sub> Power dissipation capacitance	55	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ . Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLH and tpHL are the same as tpd.
- G. tpzL and tpzH are the same as ten.
- H. tpLz and tpHz are the same as tdis.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265