


Spread Aware[™], Zero Delay Buffer

Features

- Spread Aware™—designed to work with SSFTG reference signals
- Outputs may be three-stated
- Available in 8-pin SOIC package
- Extra strength output drive available (-15 version)
- Internal feedback maximized the number of outputs available in 8-pin package

Key Specifications

Operating Voltage:	3.3V±10%
Operating Range:	. 10 < f _{OUT} < 133 MHz
Cycle-to-Cycle Jitter:	200 ps
Output-to-Output Skew:	250 ps
Device-to-Device Skew:	700 ps
Propagation Delay:	350 ps



Spread Aware is a trademark of Cypress Semiconductor Corporation.



Pin Definitions

Pin Name	Pin No.	Pin Type	Pin Description		
REF	1	Ι	Reference Input: The output signals Q0:3 will be synchronized to this signal unless the device is programmed to bypass the PLL.		
Q0:3	2, 3, 5, 7	0	<i>Outputs:</i> These signals will be synchronous and of equal frequency to the signal input at pin 1.		
QFB	8	0	<i>Feedback Output:</i> This output signal does not vary from signals Q0:3 in function, but is noted as the signal used to establish the propagation delay of nearly 0.		
VDD	6	Р	<i>Power Connections:</i> Connect to 3.3V. Use ferrite beads to help reduce noise for optimal jitter performance.		
GND	4	Р	Ground Connections: Connect all grounds to the common system ground plane.		

Overview

The W163 products are five-output zero delay buffers. A Phase-Locked Loop (PLL) is used to take a time-varying signal and provide five copies of that same signal out. The internal feedback to the PLL provides outputs in phase with the reference inputs.


the result is a significant amount of tracking skew which may cause problems in systems requiring synchronization.

For more details on Spread Spectrum timing technology, please see the Cypress Application note titled, "EMI Suppression Techniques with Spread Spectrum Frequency Timing Generator (SSFTG) ICs."

Schematic

Spread Aware

Many systems being designed now utilize a technology called Spread Spectrum Frequency Timing Generation. Cypress has been one of the pioneers of SSFTG development, and we designed this product so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the SS feature through,





Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V _{DD} , V _{IN}	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
T _A	Operating Temperature	0 to +70	°C
Τ _B	Ambient Temperature under Bias	-55 to +125	°C
P _D	Power Dissipation	0.5	W

DC Electrical Characteristics: $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 3.3V \pm 10\%$

Parameter	Description	Test Condition	Min	Тур	Max	Unit
I _{DD}	Supply Current	Unloaded, 100 MHz			40	mA
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage		2.0			V
V _{OL}	Output Low Voltage	I _{OL} = 12 mA (-15) I _{OL} = 8 mA (-5)			0.4	V
V _{OH}	Output High Voltage	I _{OL} = 12 mA (-15) I _{OL} = 8 mA (-5)	2.4			V
IIL	Input Low Current	V _{IN} = 0V			50	μA
I _{IH}	Input High Current	$V_{IN} = V_{DD}$			100	μΑ

AC Electrical Characteristics: $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 3.3V \pm 10\%$

Parameter	Description	Test Condition	Min	Тур	Max	Unit
f _{IN}	Input Frequency		10		133	MHz
fout	Output Frequency	15-pF load ^[5]	10		133	MHz
t _R	Output Rise Time (-05) ^[1]	2.0 to 0.8V, 15-pF load			2.5	ns
	Output Rise Time (-15) ^[1]	2.0 to 0.8V, 20-pF load			1.5	ns
t _F	Output Fall Time (-05) ^[1]	2.0 to 0.8V, 15-pF load			2.5	ns
	Output Rise Time (-15) ^[1]	2.0 to 0.8V, 20-pF load			1.5	ns
t _{ICLKR}	Input Clock Rise Time ^[1]				?	ns
t _{ICLKF}	Input Clock Fall Time ^[1]				?	ns
t _{PD}	FBIN to REF Skew ^[2, 3]	Measured at V _{DD} /2	-350	0	350	ps
t _{SK}	Output to Output Skew	All outputs loaded equally	-250	0	250	ps
t _{SKDD}	Device to Device Skew	Measured at FBIN pins, V _{DD} /2	-700	0	700	ps
t _D	Duty Cycle	15-pF load ^[4]	45	50	55	%
t _{LOCK}	PLL Lock Time	Power supply stable and			1.0	ms
t _{JC}	Jitter, Cycle-to-Cycle				200	ps

Notes:

3. 4. 5.

^{1.} 2.

Longer input rise and fall time will degrade skew and jitter performance. All AC specifications are measured with a 50 Ω transmission line, load terminated with 50 Ω to 1.4V. Skew is measured at 1.4V on rising edges. Duty cycle is measured at 1.4V. For the higher drive -15, the load is 20 pF.




Ordering Information

Ordering Code	Option	Package Name	Package Type
W163	-05, -15	G	8-pin Plastic SOIC (150-mil)

Document #: 38-00787-*A

Package Diagram



© Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

3.81

5.84 0.25 0.41

SEE

H h

N 0

Х 2.16 VARIATIONS

3.99

6.20 0.41 0.89

8

2.54

3.94 1.27 BSC

5.99 0.33 0.64

5

2.36

VARIATIONS

3

5