
SCAS327B - DECEMBER 1992 - REVISED NOVEMBER 1995

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V<sub>CC</sub> and GND Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I<sub>OH</sub>, 48-mA I<sub>OL</sub>)
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages



## description


The CDC328A contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control inputs  $(\overline{T}/C)$ , various combinations of true and complementary outputs can be obtained.

The CDC328A is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

INPUTS		OUTPUT		
T/C	A	Υ		
L	L	L		
L	н	н		
н	L	н		
н	Н	L		

# logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated


PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

#### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state	
or power-off state, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, Io	96 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, IOK (VO < 0)	–50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): D package	0.77 W
DB package	0.6 W
Storage temperature range, T <sub>sto</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 300 mils.
    For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology
     Data Book, literature number SCBD002B.

SCAS327B - DECEMBER 1992 - REVISED NOVEMBER 1995

### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
V <sub>C</sub> C	Supply voltage	4.75	5	5.25	٧
VIH	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			8.0	٧
٧ <sub>I</sub>	Input voltage	0		Vcc	V
Юн	High-level output current			-48	mΑ
loL	Low-level output current			48	mA
Δt/Δv	Input transition rise or fall rate			5	ns/V
fclock	Input clock frequency			100	MHz
TA	Operating free-air temperature	-40		85	ç

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## CDC328A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY

SCAS327B - DECEMBER 1992 - REVISED NOVEMBER 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN TYPT	MAX	UNIT
Vικ	V <sub>CC</sub> = 4.75 V,	l <sub>l</sub> = -18 mA			-1.2	٧
∨он	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -48 mA		2		٧
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 48 mA			0.5	٧
Ιι	$V_{CC} = 5.25  V$	$V_I = V_{CC}$ or GND			±1	μΑ
lo‡	$V_{CC} = 5.25 V$ ,	V <sub>O</sub> = 2.5 V		-15	-100	mΑ
La -	V <sub>CC</sub> = 5.25 V,	IO = 0,	Outputs high		10	mA
Icc	VI = VCC or GND		Outputs low		40	
Ci	V <sub>I</sub> = 2.5 V or 0.5 V			3		pF


<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
<sup>t</sup> PLH	Α	Any Y	1.7	5	ns
tPHL			1.5	5	
<sup>t</sup> PLH	7.0	Any Y	1.5	5	ns
<sup>†</sup> PHL	T/C		1.4	5	
<sup>t</sup> sk(o)	A	Any Y (same phase)		0.5	ns
		Any Y (any phase)		1	
<sup>t</sup> sk(p)	Α	Any Y		1	ns
t <sub>r</sub>		Any Y		1.5	ns
tr		Any Y		1.5	ns

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

### PARAMETER MEASUREMENT INFORMATION



#### **LOAD CIRCUIT FOR OUTPUTS**




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew, t<sub>sk(0)</sub>, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:
  - The difference between the fastest and slowest of tpLH from A1 to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6)
  - The difference between the fastest and slowest of tpHL from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
  - The difference between the fastest and slowest of tpLH from A↓ to any Y (e.g., tpLHn, n = 7 to 8)
  - The difference between the fastest and slowest of tpHL from A↑ to any Y (e.g., tpHLn, n = 7 to 8)
  - B. Output skew, t<sub>sk(0)</sub>, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (T/C) are at the same or different logic levels. It is calculated as the greater of:
    - The difference between the fastest and slowest of tp<sub>L</sub>H from A<sup>↑</sup> to any Y or tp<sub>H</sub>L from A<sup>↑</sup> to any Y (e.g., tp<sub>L</sub>H<sub>n</sub>, n = 1 to 4; or tp<sub>L</sub>H<sub>n</sub>, n = 5 to 6, and tp<sub>H</sub>L<sub>n</sub>, n = 7 to 8)
    - The difference between the fastest and slowest of tp<sub>HL</sub> from A↓ to any Y or tp<sub>LH</sub> from A↓ to any Y (e.g., tp<sub>HLn</sub>, n = 1 to 4; or tp<sub>HLn</sub>, n = 5 to 6, and tp<sub>LHn</sub>, n = 7 to 8)
  - C. Pulse skew,  $t_{sk(p)}$ , is calculated as the greater of  $|t_{plh} t_{phl}|$  (n = 1, 2, 3, 4, 5, 6, 7, 8).

Figure 2. Waveforms for Calculation of  $t_{sk(0)}$ ,  $t_{sk(p)}$