

# 8-BIT MICROCONTROLLER

## **GENERAL DESCRIPTION**

The W78C31B microcontroller supplies a wider frequency range than most 8-bit microcontrollers on the market. It is compatible with the industry standard 80C31 microcontroller series.

The W78C31B contains four 8-bit bidirectional parallel ports, two 16-bit timer/counters, and a seria port. These peripherals are supported by a five-source, two-level interrupt capability. There are 12 bytes of RAM, and the device supports ROMless operation for application programs.

The W78C31B microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor.

## **FEATURES**

- 8-bit CMOS microcontroller
- Fully static design
- · Low standby current at full supply voltage
- DC-40 MHz operation
- · 128 bytes of on-chip scratchpad RAM
- · ROMless operation
- · 64K bytes program memory address space
- 64K bytes data memory address space
- · Four 8-bit bidirectional ports
- Two 16-bit timer/counters
- · One full duplex serial port
- · Boolean processor
- Five-source, two-level interrupt capability
- · Built-in power management
- · Packages:
  - DIP 40: W78C31B-16/24/33/40
  - PLCC 44: W78C31BP-16/24/33/40
  - QFP 44: W78C31BF-16/24/33/40


Publication Release Date: June 1996 Revision A2

**985235**4 0000675 104 **1** 

- 1 -



## PIN CONFIGURATIONS



- 2 -



#### PIN DESCRIPTION

P0.0-P0.7

Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a multiplexed lo order address/data bus during accesses to external memory.

P1.0-P1.7

Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups.

P2.0-P2.7

Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

P3.0-P3.7

Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits have alternate functions, which are described below:

PIN	ALTERNATE FUNCTION
P3.0	RXD Serial Receive Data
P3.1	TXD Serial Transmit Data
P3.2	INT0 External Interrupt 0
P3.3	INT1 External Interrupt 1
P3.4	T0 Timer 0 Input
P3.5	T1 Timer 1 Input
P3.6	WR Data Write Strobe
P3.7	RD Data Read Strobe

## ĒΑ

External Address Input, active low. This pin forces the processor to execute out of external ROM. This pin should be kept low for all W78C31B operations.

#### **RST**

Reset Input, active high. This pin resets the processor. It must be kept high for at least two machine cycles in order to be recognized by the processor.

#### ALE

Address Latch Enable Output, active high. ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped during external data memory accesses. ALE goes to a high state during reset with a weak pull-up.

Publication Release Date: June 1996 Revision A2

- 3 -

💻 9852354 00006?7 T87 🖿



#### **PSEN**

Program Store Enable Output, active low. PSEN enables the external ROM onto the Port 0 address/data bus during fetch and MOVC operations. PSEN goes to a high state during reset with a weak pull-up.

# XTAL1

Crystal 1. This is the crystal oscillator input. This pin may be driven by an external clock.


## XTAL2

Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.

## Vss, Vcc

Power Supplies. These are the chip ground and positive supplies.

## **BLOCK DIAGRAM**





## **FUNCTION DESCRIPTION**

The W78C31B architecture consists of a core controller surrounded by various registers, four general purpose I/O ports, 128 bytes of RAM, two timer/counters, and a serial port. The processor supports 111 different instructions and references both a 64K program address space and a 64K data storage space.

## Timers 0, 1

Timers 0, 1, each consist of two 8-bit data registers. These are called TL0 and TH0 for Timer 0, TL1 and TH1 for Timer 1. The TCON and TMOD registers provide control functions for timers 0, 1.

#### Clock

The W78C31B is designed to be used with either a crystal oscillator or an external clock. Internally, the clock is divided by two before it is used. This makes the W78C31B relatively insensitive to duty cycle variations in the clock.

#### **Crystal Oscillator**

The W78C31B incorporates a built-in crystal oscillator. To make the oscillator work, a crystal must be connected across pins XTAL1 and XTAL2. In addition, a load capacitor must be connected from each pin to ground, and a resistor must also be connected from XTAL1 to XTAL2 to provide a DC bias when the crystal frequency is above 24 MHz.

#### **External Clock**

An external clock should be connected to pin XTAL1. Pin XTAL2 should be left unconnected. The XTAL1 input is a CMOS-type input, as required by the crystal oscillator. As a result, the external clock signal should have an input one level of greater than 3.5 volts.

## **Power Management**

#### Idle Mode

The idle mode is entered by setting the IDL bit in the PCON register. In the idle mode, the internal clock to the processor is stopped. The peripherals and the interrupt logic continue to be clocked. The processor will exit idle mode when either an interrupt or a reset occurs.

#### Power-Down Mode

When the PD bit of the PCON register is set, the processor enters the power-down mode. In this mode all of the clocks, including the oscillator are stopped. The only way to exit power-down mode is by a reset.

#### Reset

The external RESET signal is sampled at S5P2. To take effect, it must be held high for at least two machine cycles while the oscillator is running.

Publication Release Date: June 1996 Revision A2

- 5 -

🖿 9852354 0000679 85T 🖿



An internal trigger circuit in the reset line is used to deglitch the reset line when the W78C31B is used with an external RC network. The reset logic also has a special glitch removal circuit that ignores glitches on the reset line.

During reset, the ports are initialized to FFH, the stack pointer to 07H, PCON (with the exception of bit 4) to 00H, and all of the other SFR registers except SBUF to 00H. SBUF is not reset.

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
DC Power Supply	Vcc-Vss	-0.3	+7.0	٧
Input Voltage	VIN	Vss -0.3	Vcc +0.3	V
Operating Temperature	TA	0	70	°C
Storage Temperature	Тѕт	-55	+150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability the device.

## DC CHARACTERISTICS

Vcc-Vss = 5V •• 10%, Ta = 25° C, Fosc = 20 MHz unless otherwise specified.

PARAMETER	SYMBOL	TEST CONDITIONS	SP	SPECIFICATION		UNIT
			MIN.	TYP.	MAX.	
Operating Voltage	VDD		4.5	5	5.5	V
Operating Current	IDD	No load VDD = 5.5V	-	-	30	mA
Idle Current	IDLE	Idle mode VDD = 5.5V	-	-	6	mA
Power Down Current	IPWDN	Power-down mode VDD = 5.5V	-	-	50	μА
Input Current P1, P3	liN1	V <sub>DD</sub> = 5.5V V <sub>IN</sub> = 0V or V <sub>DD</sub>	-75	•	+10	μΑ
Input Current RST (*2)	liN2	V <sub>DD</sub> = 5.5V V <sub>IN</sub> = V <sub>DD</sub>	-	+184	+350	μА
Input Leakage Current P0 <sup>(*1)</sup>	ILK	V <sub>DD</sub> = 5.5V 0V < V <sub>IN</sub> < V <sub>DD</sub>	-10	•	+10	μА
Output Low Voltage P1, P2 <sup>(*1)</sup> , P3	VOL1	VDD = 4.5V IOL1 = +2 mA	-	-	0.45	<b>\</b>
Output Low Voltage ALE, PSEN, PO <sup>(*1)</sup>	VOL2	V <sub>DD</sub> = 4.5V I <sub>OL2</sub> = +4 mA	-	-	0.45	<b>V</b>
Output High Voltage P1, P3	VoH1	VDD = 4.5V IOH1 = -100 μA	2.4		-	>
Output High Voltage ALE, PSEN, P0 (*1), P2	VoH2	VDD = 4.5V IOH2 = -400 μA	2.4	-	<u>-</u>	٧



## DC Characteristics, continued

PARAMETER	SYMBOL	TEST CONDITIONS	SP	UNIT		
			MIN.	TYP.	MAX.	1
Input Low Voltage P1, P3	VIL1	VDD = 4.5V	-	-	0.8	V
Input Low Voltage XTAL1, RST <sup>(*3)</sup>	VIL2	VDD = 4.5V	0	-	0.8	V
Input High Voltage P1, P3	VIH1	VDD = 5.5V	2.4	-	VDD+0.2	V
Input High Voltage XTAL1, RST <sup>(*3)</sup>	VIH2	VDD = 5.5V	3.5	-	VDD+0.2	V


#### Notes:

- \*1. P0 and P2 are in external access mode.
- \*2. RST pin has an internal pull-down resistor of about 300K
- \*3. XTAL1 is a CMOS input and RST is a Schmitt trigger input.

# **AC CHARACTERISTICS**

The AC specifications are a function of the particular process used to manufacture the part, the ratings of the I/O buffers, the capacitive load, and the internal routing capacitance. Most of the specifications can be expressed in terms of multiple input clock periods (TcP), and actual parts will usually experience less than a ••20 nS variation. The numbers below represent the performance expected from a 1.2 micron CMOS process when using 2 and 4 mA output buffers.

## **Clock Input Waveform**



PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Operating Speed	FOP	0	-	40	MHz	1
Clock Period	Тср	25	-	-	nS	2
Clock High	Тсн	10	-	_	nS	3
Clock Low	TCL	10	-	-	nS	3

#### Notes:

- 1. The clock may be stopped indefinitely in either state.
- 2. The TCP specification is used as a reference in other specifications.
- 3. There are no duty cycle requirements on the XTAL1 input.

Publication Release Date: June 1996

- 7 -

Revision A2



# **Program Fetch Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE S
Address Valid to ALE Low	TAAS	1 Tcp-∆	-	_	nS	4
Address Hold after ALE Low	Таан	1 Tcp-∆	-	-	nS	1, 4
ALE Low to PSEN Low	TAPL	1 <b>T</b> CP-∆	-	-	nS	4
PSEN Low to Data Valid	TPDA	-	-	2 TCP	nS	2
Data Hold after PSEN High	TPDH	0	-	1 Tcp	nS	3
Data Float after PSEN High	TPDZ	0	-	1 Tcp	nS	
ALE Pulse Width	TALW	<b>2</b> Tcp-Δ	2 Tcp	-	nS	4
PSEN Pulse Width	TPSW	3 Tcp-Δ	3 TCP	-	nS	4

- 1. P0.0-P0.7, P2.0-P2.7 remain stable throughout entire memory cycle.
- 2. Memory access time is 3 Tp.
- 3. Data have been latched internally prior test going high.
- 4. " $\Delta$ " ( due to buffer driving delay and wire loading) is 20 nS.

## **Data Read Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE S
ALE Low to RD Low	TDAR	3 Тср-∆	•	3 Тср+∆	nS	1, 2
RD Low to Data Valid	TDDA	-	-	4 TCP	nS	1
Data Hold after RD High	TDDH	0	-	2 TCP	nS	
Data Float after RD High	TDDZ	0	-	2 TCP	nS	
RD Pulse Width	TDRD	6 Тср-∆	6 Тср	-	nS	2

- 1. Data memory access time is 8 dp.
  2. "\Delta" (due to buffer driving delay and wire loading) is 20 nS.

# **Data Write Cycle**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE Low to WR Low	TDAW	3 Тср-∆	-	3 Тср+∆	nS
Data Valid to WR Low	TDAD	1 Тср-д	-	-	nS
Data Hold from WR High	Towd	1 Тср-∆	-	-	nS
WR Pulse Width	Towr	6 Тср-∆	6 TCP	-	nS

Note: "\( \Delta \)" (due to buffer driving delay and wire loading) is 20 nS.

## **Port Access Cycle**


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Port Input Setup to ALE Low	TPDS	1 Tcp	-		nS
Port Input Hold from ALE Low	TPDH	0	-	-	nS
Port Output to ALE	TPDA	1 Tcp	-	-	nS




Note: Ports are read during S5P2, and output data becomes available at the end of S6P2. The timing data are referenced to ALE, since it provides a convenient reference.

## **TIMING WAVEFORMS**

# **Program Fetch Cycle**



# **Data Read Cycle**




Publication Release Date: June 1996 Revision A2

- 9 -


9852354 0000683 280



# **Data Write Cycle**



# **Port Access Cycle**





# TYPICAL APPLICATION CIRCUIT

# **Using External Program Memory and Crystal**




Figure A

CRYSTAL	C1	C2	R
16 MHz	30P	30P	_
24 MHz	15P	15P	_
33 MHz	10P	10P	6.8K
40 MHz	5P	5P	6.8K

Above table shows the reference values for crystal applications.

Note: C1, C2, R components refer to Figure A.

Publication Release Date: June 1996 Revision A2

- 11 -