

W83196R-718



DDR/SDRAM BUFFER

W83196R-718

Data Sheet Revision History

	Pages	Dates	Version	Version On Web	Main Contents
1	n.a.			n.a.	All of the versions before 0.50 are for internal use.
2	n.a	02/July	1.0	1.0	Change version and version on web site to 1.0
3					
4					
5					
6					
7					
8					
9					
10					

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this data sheet belong to their respective owners.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

PRELIMINARY

1.0 GENERAL DESCRIPTION

The W83196R-718 is a 2.5V/3.3V Clock buffer. W83196R_718 can support 4 D.D.R. DRAM DIMMs or 3 standard SDRAM and 2 D.D.R. DRAM DIMMs.

W83196R-718 can be incorporated with W83194BR-P4X or W83194BR-325.

The W83196R_718 provides I²C serial bus interface to program the registers to enable or disable each clock outputs. The W83196R_718 accepts a reference clock as its input and runs on a 3.3V or 2.5V supply.


2.0 PRODUCT FEATURES

- One input to 24 outputs buffer
- Supports up to 4 D.D.R. DIMMs or 3 SDRAM DIMMs and 2 D.D.R. DIMMs
- One additional output for feedback
- Low Skew outputs (< 100ps)
- Supports up to 200MHz D.D.R. SDRAM
- I²C 2-Wire serial interface and supports Byte or Block Date RW
- Power management pin for power down control
- 48-pin SSOP package




PRELIMINARY

3.0 PIN CONFIGURATION



Block Diagram





PRELIMINARY

4.0 PIN DESCRIPTION

IN - Input

OUT - Output

I/O - Bi-directional Pin

- Active Low

*- Internal 120kΩ pull-up

4.1 Pin Description

SYMBOL	PIN	I/O	FUNCTION
SEL_DDR	48	IN	<p>1= DDR only mode 0=Standard SDRAM mode</p> <p>When SEL_DDR is pulled high. Pin 4,5,6,7,10,11,15, 16,19,20,21,22,27,28,29,30,33,34,38,39,42,43,44 and 45 will be D.D.R. outputs. Vdd3.3_2.5 should be connected to 2.5V for DDR power supply.</p> <p>When SEL_DDR is pulled low. Pin 4,5,6,7,10,11,15,16,19, 20,21 and 22 will be standard SDRAM outputs. Pin 27,28,29,30,33,34,38,39,42,43,44 and 45 will be DDR outputs, Vdd3.3_2.5 should be connected to 3.3V for SDRAM.</p>
SDATA *	24	I/O	<p>Serial data of I²C 2-wire control interface Internal pull-up resistor 120K to Vdd3.3_2.5</p>
SCLK*	25	IN	<p>Serial clock of I²C 2-wire control interface Internal pull-up resistor 120K to Vdd3.3_2.5</p>
Buffer_IN	13	IN	Reference input from chipset. 2.5V input for DDR only mode. 3.3V for standard SDRAM mode.
FB_output	1	OUT	Feedback clock for chipset. Output voltage depends on Vdd3.3_2.5
PD#*	36	IN	<p>Active LOW input to enable Power Down mode and all outputs will be Three-States Internal pull-up resistor 120K to Vdd3.3_2.5</p>
DDR[6:11]T	28,30,34,39,43, 45	OUT	Clock outputs. Copies of Buffer_IN.
DDR[6:11]C	27,29,33,38,42, 44	OUT	Complementary copies of Buffer_IN
DDR[0:5]T_SDRAM [0,2,4,6,8,10]	4,6,10,15,19, 21	OUT	<p>Clock outputs. SEL_DDR=1, these pins are copies of Buffer_IN. SEL_DDR=0, these pins are copies of Buffer_IN. Voltage depends on the Vdd3.3_2.5</p>

PRELIMINARY

DDR[0:5]C_SDRAM [1,3,5,7,9,11]	5,7,11,16,20 22	OUT	Clock outputs. SEL_DDR=1, these pins are complementary copies of Buffer_IN. SEL_DDR=0, these pins are copies of Buffer_IN. Voltage depends on the Vdd3.3_2.5
-----------------------------------	--------------------	-----	---

4.5 Power Pins

SYMBOL	PIN	FUNCTION
Vdd3.3_2.5	2,8,12,17,23	Connected to 2.5V when SEL_DDR=1 and 3.3V when SEL_DDR=0
Vdd2.5	32,37,41,47	Power supply 2.5V.
Vss	3,9,14,18,26,31,35, 40,46	Ground

5.1 Register 6 : Control Register (default = 1)

Bit	@PowerUp	Pin	Description
7	1	48	SEL_DDR (Read back only)
6:5	11	-	Reserved for winbond internal use, do not change them
4	1	-	When the pin is low –level, Pin 27,28,29,30,32,33,34,,38,39,42,43 ,44,45 will be Three-States in the SDRAM Mode.
3	1	45,44	DDR11T,DDR11C(Active / Inactive)
2	1	43,42	DDR10T,DDR10C(Active / Inactive)
1	1	39,38	DDR9T,DDR9C(Active / Inactive)
0	1	34,33	DDR8T,DDR8C(Active / Inactive)

5.2 Register 7: Control Register (1 = enable, 0 = Stopped)

Bit	@PowerUp	Pin	Description
7	1	30,39	DDR7T,DDR7C(Active / Inactive)
6	1	28,27	DDR6T,DDR6C(Active / Inactive)
5	1	21,22	DDR5T_SDRAM10, DDR5C_SDRAM11(Active / Inactive)
4	1	19,20	DDR4T_SDRAM8, DDR4C_SDRAM9 (Active / Inactive)
3	1	15,16	DDR3T_SDRAM6, DDR3C_SDRAM7 (Active / Inactive)
2	1	10,11	DDR2T_SDRAM4,


PRELIMINARY

			DDR2C_SDRAM5 (Active / Inactive)
1	1	6,7	DDR1T_SDRAM2, DDR1C_SDRAM3 (Active / Inactive)
0	1	4,5	DDR0T_SDRAM0, DDR0C_SDRAM1(Active / Inactive)


6. ACCESS INTERFACE

The W83196R-718 provides I²C Serial Bus for microprocessor to read/write internal registers. In the W83196R-718 is provided Block Read/Block Write and Byte-Data Read/Write protocol. The I²C address is defined at 0xD2.

6.1 Block Write protocol




6.2 Block Read protocol




In block mode, the command code must filled 8'h00

6.3 Byte Write protocol



6.4 Byte Read protocol



6.5 The serial bus access timing

(a) Serial bus writes to internal address register followed by the data byte.






Figure 1. Serial Bus Write to Internal Address Register followed by the Data Byte

(b) Serial bus writes to internal address register only**(c) Serial bus read from a register with the internal address register prefer to desired location.****(d) Serial bus read from a register with writing to internal address register.**

The diagram illustrates the timing for a serial bus read operation from an internal address register. It shows two frames: Frame 1 (Serial Bus Address Byte) and Frame 2 (Internal Index Register Byte). Frame 1 starts with a 'Start by Master' signal, followed by address bits 0-7, a read/write bit (R/W), and an 'Ack by Slave' signal. Frame 2 starts with an 'Ack by Slave' signal, followed by data bits D7-D0, and an 'Ack by Master' signal. The diagram also shows a 'Repeat Start by Master' signal and a 'Stop by Master' signal.

Part Number	Package Type	Production Flow
W83196R_718	48 PIN SSOP	Commercial, 0°C to +70°C

- 9 -

PRELIMINARY


G: assembly house ID; O means OSE, G means GR

A: Internal use code

B: IC revision

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

9.0 PACKAGE DRAWING AND DIMENSIONS

**Headquarters**

No. 4, Creation Rd. III
 Science-Based Industrial Park
 Hsinchu, Taiwan
 TEL: 886-35-770066
 FAX: 886-35-789467
 www: <http://www.winbond.com.tw/>

Taipei Office

9F, No. 480, Rueiguang Road, Neihu District,
 Taipei, 114, Taiwan
 TEL: 886-2-81777168
 FAX: 886-2-87153579

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II
 123 Hoi Bun Rd., Kwun Tong
 Kowloon, Hong Kong
 TEL: 852-27516023-7
 FAX: 852-27552064

Winbond Electronics**(North America) Corp.**

2727 North First Street
 San Jose, California 95134
 TEL: 1408-9436666
 FAX: 1408-9436668

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sale.