

V53C261 FAMILY HIGH PERFORMANCE LOW POWER 64K X 4 MULTIPORT VIDEO MEMORY WITH FAST PAGE MODE

	T	
HIGH PERFORMANCE V53C261	10	12
Max. RAS Access Time, (t _{RAC})	100 ns	120 ns
Max Column Address Time, (t _{CAA})	45 ns	55 ns
Min. Fast Page Mode Cycle Time, (t _{PC})	60 ns	70 ns
Min. Read/Write Cycle Time, (t _{BC})	175 ns	205 ns
Min. Serial Port Cycle Time, (t _{SCC})	35 ns	40 ns

Features

- Low power dissipation for V53C261-12
 - · RAM Port operating alone 50 mA
 - · SAM Port operating alone 35 mA
 - · RAM/SAM operating together 85 mA
- Low CMOS standby current 6 mA
- Fast Page Mode access, RAS-only refresh, and CAS-before-RAS Refresh capability
- Bi-directional data transfer between RAM and SAM with Turbomode[™] real-time operation.
- Bit-masked Write function on RAM port for additional flexibility.
- 256 Refresh cycles/4 ms.
- Standard packages are 24 pin 400 mil Plastic DIP and 24 pin ZIP.

Description

The Vitelic V53C261 is a high speed 65,536 x 4 bit multiport CMOS dynamic memory. The two ports, random access and serial access, are configured to offer optimum flexibility in graphics and other systems that require an interface between a processor and a high speed serial data channel such as a CRT or graphics display device.

The organization of the random access port of the V53C261 is exactly like that of the V53C464, a 64K x 4 CMOS DRAM. Additional functions such as transfer between RAM and SAM utilize otherwise unused states of the CAS, DT/OE, WB/WE and SE signals sampled at the falling edge of RAS at the beginning of a cycle.

The Serial Access Memory (SAM) is organized as 256 x 4 bits that can be read or written at high speed. The contents of the SAM can be loaded into RAM, and the contents of a selected RAM row (256 x 4) can be loaded into SAM. Except when transferring data between one another, the SAM and RAM operate in an asynchronous manner. The transfer from RAM to SAM or SAM to RAM also refreshes the transferred row in the RAM.

In a RAM to SAM load cycle, 8 bits are needed to specify which of the 256 rows is to be transferred. The state of the address lines at the falling edge of CAS is used to specify the starting point in the SAM where data is to be written or read. The static mechanization of the SAM (allowed by CMOS) does not require refreshing. The first access to SAM, either read or write, will be to the location specified at CAS time in the previous cycle, and subsequent accesses will continue in an increasing address direction, modulo 256.

The V53C261 is processed utilizing Vitelic's VICMOS technology. This advanced CMOS processing allows memory devices to be fabricated with lower operating current and higher performance than comparable NMOS designs. All I/O signals are TTL compatible. Input and I/O capacitances are significantly lowered to enhance system performance.


Device Usage Chart

berioe obage on	ω					
Operating	Package	Outline	Access	Time (ns)	Power	Temperatura
Temperature Range	P	z	100	120	Std.	Temperature Mark
0°C to 70 °C	•	•	•	•	•	Blank

V53C261 Rev. 02 June 1990



Description	Pkg.	Pin Count
Plastic DIP	Р	24
Plastic ZIP	Z	24



PIN CONFIGURATION Top View SC 🛮 1 24 □ v_{ss} SIO_D 23 | SIO₃ 2 SIO₁ 🛘 3 22 SIO2 DT/OE d 21 | SE W₀ /IQ₀ ☐ 5 W₁ /IQ₁ ☐ 6 20 W₃ /10₃ 19 🗀 Wž /102 WB/WE 18 CAS □ A₀ RAS 🗆 8 17

A₆ 🗖 9

A₅ [] 10

A4 🗆 11

V_{DD} ☐ 12

16 🗖 A 1


14 🏳 A₃

13 🗖 A7

15 🗀 A₂

24 Lead Plastic DIP

24 Lead Plastic ZIP PIN CONFIGURATION Top View



869 02

Capacitance*


 $T_A = 25$ °C, $V_{DD} = 5 \text{ V} \pm 10$ %, $V_{SS} = 0 \text{ V}$

Symbol	Parameter	Тур.	Max.	Unit
C _{IN1}	Address Input Capacitance		5	рF
C _{IN2}	RAS, CAS, WB/WE SE, SC, DT/OE Capacitance		8	рF
C _{OUT}	I/O Capacitance		7	pF

^{*} Note: Capacitance is sampled and not 100% tested



Block Diagram



869 03

Absolute Maximum Ratings*

Ambient Temperature	
Under Bias	10°C to +80°C
Storage Temperature (plastic)	55°C to +125°C
Voltage on any Pin Except V _{DD}	
Relative to V _{ss}	1.0 V to +7.0 V
Voltage on V _{DD} relative to V _{SS}	1.0 V to +7.0 V
Data Output Current	50 mA
Power Dissipation	1.0 W


*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

AC Test Conditions

Input Voltage Levels	0 to 3.0 V
Input Rise and Fall Times5	
	and 2.4 V
Input Timing Reference Levels	0.8 and 2.4 V
Output Timing Reference Levels	0.8 and 2.4 V
Output Load (RAM Port)2	
Output Load (SAM Port)	2 TTL and 50 pF




Waveforms of Bit Masked Write




869 04





*3 If SE goes to "H" level, SIO_i enters the high impedance state, but the serial data selector continues to function.






*4 If SE goes to "H" level, SIO_i input data is ignored, but the serial data selector continues to function

869 06



DC Characteristics (1, 5) $T_A = 0\,^{\circ}\text{C}$ to 70°C, $V_{DD} = 5$ V \pm 10%, $V_{SS} = 0$ V, unless otherwise specified.

		Access	,	V53C261			
Symbol	Parameter	Time	min	max	Unit	Test Conditions	Notes
I _{LI}	Input Leakage Current (any input pin)		-10	10	μА	V _{SS} < V _{IN} < V _{DD}	
¹ LO	Output Leakage Current (for High-Z State)		-10	10	μА	V _{SS} <v<sub>OUT < V_{DD} RAS, CAS and SE at V_{IH}</v<sub>	
		100		60		RAS/CAS Cycling, SAM port	2,3
DD1	V _{DD} Supply Current	120		50	mA	TTL Standby t _{RC} (min), SC=V _{IL}	2,3
I _{DD2}	V _{DD} Supply Current TTL Standby	-		8	mA	RAM/SAM ports TTL Standby RAS, CAS at V _{IH} , I/O > V _{SS} SC=V _{IL}	
	V _{DD} Supply Current RAS-Only Refresh	100		60	mA	RAS Cycling, CAS at V _{IH} SAM port TTL Standby	2,3
DD3	THE Only Honoun	120		50		t _{RC} (min), SC=V _{IL}	
	V _{DD} SupplyCurrent Fast Page Mode	100		50	mA	RAS=V _{IL} , CAS Cycling SAM port TTL Standby	2,3
DD4	Operation	120		40		t _{PC} (min), SC=V _{IL}	
l _{DD5}	V _{DD} Supply Current CAS-before-RAS	100		60	m A	RAS/CAS Cycling, SAM port TTL Standby	2,3
UUS	Refresh	120		50		t _{RC} (min), SC=V _{IL}	
1	V _{DD} SupplyCurrent RAM/SAM Transfer	100		65	mA.	RAS/CAS Cycling, SAM port TTL Standby	2,3
DD6	Mode	120		55		t _{RC} (min), SC=V _{IL}	
	V _{DD} SupplyCurrent Both Ports Active	100		100	mA	RAS/CAS Cycling, SAM port	2,3
DD7	Boar Tons / City	120		85		t _{RC} (min), t _{SCC} (min)	
	V _{DD} Supply Current SAM Only Operation	100		40	mA	RAS/CAS at V _{IH} , I/O > V _{SS} SAM port Active	2
l _{DD8}	SAM Only Operation	120		35		t _{SCC} (min)	
lane	V _{DD} Supply Current RAS-Only Refresh and	100		100	mA	RAS Cycling, CAS at V _{IH} , SAM port Active	2,3
DD9	SAM Active	120		85		t _{RC} (min), t _{SCC} (min)	
L	V _{DD} Supply Current, Fast Page Mode Operation	100		90	mA.	RAS=V _{IL} , CAS Cycling SAM port Active	2,3
I _{DD10}	and SAM Active	120		75		t _{PC} (min), t _{SCC} (min)	



		Access		V53C261			
Symbol	Parameter	Time	min	max	Unit	Test Conditions	Notes
.	V _{DD} Supply Current CAS-before-RAS	100		100	mA	RAS/CAS Cycling, SAM port Active	2,3
DD11	Refresh and SAM 120 Active			85		t _{RC} (min), t _{SCC} (min)	
I _{DD12}	V _{DD} Supply Current	100		105		RAS/CAS Cycling,	
	RAM/SAM Transfer Mode and SAM Active	120	90 mA		mA	SAM port Active t _{RC} (min), t _{SCC} (min)	2,3
I _{DD13}	V _{DD} Supply Current Both Ports CMOS Standby			6	mA	HAS, CAS, SE, WB/WE, DT/OE >V _{DD} -0.5 V SC < 0.6 V	
V _{IL}	Input Low Voltage		-1	0.8	٧		
V _{IH}	Input High Voltage		2.4	V _{DD} +1	V		
V _{OL}	Output Low Voltage			0.4	٧	I _{OL} = 4.2 mA	
V _{OH}	Output High Voltage		2.4		v	I _{OH} = -2 mA	



AC Characteristics (1,4,5,6) T_A = 0°C to 70°C, V_{DD} = 5 V ±10%, V_{SS} = 0V unless otherwise specified.


Read, Write, Read-Modify-Write and Refresh Cycles

			1	10	1	2		Notes
#	Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
	t _T	Transition Time (Rise and Fall)	3	25	3	25	ns	
	t _{RI}	Refresh Interval (256 Cycles)		4		4	ms	
1	t _{RC}	Read or Write Cycle Time	175		205		ns	
2	t _{RAS}	RAS Pulse Width	100	37K	120	37K	ns	
3	t _{RP}	RAS Precharge Time	65		75		ns	
4	t _{CSH}	CAS Hold Time	100		120		ns	
5	t _{CAS}	CAS Pulse Width	30		35		ns	
6	t _{ASR}	Row Address Setup Time	0		0		ns	
7	t _{RAH}	Row Address Hold Time	15		15		ns	
8	t _{CRP}	CAS to RAS Precharge Time	10		10		ns	
9	t _{RCD}	RAS to CAS Delay	25	70	25	85	ns	7
10	t _{ASC}	Column Address Setup Time	0		0		ns	
11	t _{CAH}	Column Address Hold Time	20		20		ns	
12	t _{RSH}	RAS Hold Time	30		35		ns	
13	t _{DHS}	DT High Setup Time	0		0		ns	
14	t _{DHH}	DT High Hold Time	20		20		ns	
15	t _{AR}	Column Address Hold Time from RAS	70		80		ns	



Read Cycle

_			1	10	1	2	Unit Min	Notes
#	Symbol	bol Parameter	Min	Max	Min	Max		Max
16	t _{RAC}	RAS Access Time		100		120	ns	8,9
17	t _{CAC}	CAS Access Time		30		35	ns	9,10 11
18	t _{CAA}	Column Address Access Time		45		55	ns	9
19	t _{RCS}	Read Command Setup Time	0		0		ns	
20	t _{RRH}	Read Command Hold Time, RAS-Referenced	5		10		ns	12
21	t _{RCH}	Read Command Hold Time, CAS-Referenced	0		0		ns	12
22	toac	OE Access Time		25		30	ns	9
23	t _{HZ}	OE or CAS to Output High-Z		25		30	ns	13
24	t _{LZ}	OE or CAS to Output Low-Z	0		0		ns	
25	t _{OH}	Output Hold Time From OE or CAS	0		0		ns	



Write Cycle

			1:	0	12	2	ĺ., .	
#	Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
26	t _{RWL}	Write Command to RAS Lead Time	30		35		ns	
27	t _{CWL}	Write Command to CAS Lead Time	30		35		ns	
28	t _{WP}	Write Command Pulse Width	20		25		ns	
29	t _{wcs}	Write Command Setup Time	О		0		ns	14
30	t _{wch}	Write Command Hold Time	20		25		ns	
31	t _{DS}	Data In Setup Time	0		0		ns	
32	t _{DH}	Data In Hold Time	20		25		ns	
33	t _{was}	Write Mask Setup Time	0		0		ns	
34	t _{wBH}	Write Mask Hold Time	20		20		ns	
35	t _{ws}	Write Mask Select Setup Time	0		0		ns	
36	t _{wH}	Write Mask Select Hold Time	20		20		ns	
37	t _{OEH}	OE Hold Time Referenced to WE	10		15		ns	
38	twcr	Write Hold Time from RAS	80		95		ns	
39	t _{DHR}	Data Hold Time from RAS	80		95		ns	



Read-Modify-Write Cycle

		_	10	D	12		I Imia	Notes
#	Symbol	Symbol Parameter	Min	Max	Min	Max	Unit	Notes
40	t _{RWC}	Read-Modify-Write Cycle Time	245		285		ns	
41	t _{RRW}	RMW Cycle RAS Pulse Width	170	37K	200	37K	ns	
42	t _{CRW}	RMW Cycle CAS Pulse Width	100		115		ns	
43	t _{RWD}	RAS to WE Delay	135		160		ns	14
44	t _{CWD}	CAS to WE Delay	65		75		ns	14
45	t _{AWD}	Column Address to WE Delay	80		95		ns	
46	t _{OED}	OE to Data in Delay Time	25		30		ns	

Fast Page Mode Operation

			10)	1	2	Linit	Notes
#	Symbol	Parameter	Min	Max	Min	Max		Notes
47	t _{PC}	Page Mode Cycle Time	60		70		ns	
48	t _{CP}	CAS Precharge Time	20		25		ns	
49	t _{CAP}	Access Time from Column Precharge		55		65	ns	15


		_	10		12		l I mia	Notes
#	Symbol	Parameter	Min	Max	Min	Max	Unit	notes
50	t _{CSR}	CAS-before-RAS Refresh Setup Time	10		10		ns	
51	t _{CHR}	CAS-before-RAS Refresh Hold Time	25		25		ns	
52	t _{RPC}	RAS Precharge to CAS Active Time	0		0		ns	



Read/Write, Pseudo Write Transfer and Serial Read/Write Cycle

	0		1	0	12			NI-A-	
#	Symbol	Parameter	Min	Max	Min	Max	Unit	Notes	
53	t _{scc}	Serial Clock Cycle Time	35		40		ns		
54	t _{SCL}	SC Precharge Time	10		10		ns		
55	t _{soo}	SE to Serial Out Setup Time	0		5		ns		
56	t _{son}	Serial Out Hold after SC High	0		5		ns		
57	t _{SCA}	Serial Output Access Time from SC		30		35	ns	16	
58	t _{SOA}	Serial Output Access Time from SE		25		30	ns	16	
59	t _{soz}	Serial Output Disable Time from SE High		20		25	ns		
60	t _{sch}	SC Pulse Width	15		15		ns		
61	t _{SOE}	SE Pulse Width	10		10		ns		
62	t _{SOP}	SE Precharge Time	10		10		ns		
63	t _{DLS}	Transfer Command to RAS Setup Time	0		0		ns		
64	t _{RDH}	Transfer Command to RAS Hold Time	75		90		ns		
65	t _{CDH}	Transfer Command to CAS Hold Time	25		30		ns		
66	t _{SDD}	SC to Transfer Command Lead Time	15		20	,	ns		
67	t _{SDH}	SC Hold Time after DT High	10		10		ns		
68	t _{szs}	Serial Data Input to DT High Delay Time		0		0	ns		
69	t _{DTP}	DT Precharge Time	25		30		ns		
70	t _{TRP}	DT to RAS Precharge Time	75		85		ns		
71	t _{sws}	Serial Write Enable Setup Time	10		10		ns		
72	t _{swн}	Serial Write Enable Hold Time	ne 15 2		20		ns		
73	t _{swis}	Serial Write Disable Setup Time	10		10		ns		
74	t _{swiH}	Serial Write Disable Hold Time	15		20		ns		
75	t _{SRS}	SC to RAS Setup Time	20		20		ns		






Read/Write, Pseudo Write Transfer and Serial Read/Write Cycle

		_	10	0	1	2	Limin	Notes
#	Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
76	t _{ES}	Pseudo Transfer Command (SE) to RAS Setup Time	0		0		ns	
77	t _{EH}	Pseudo Transfer Command (SE) to RAS Hold Time	20		20		ns	
78	t _{sis}	Serial Data In Setup Time	0		0		ns	
79	t _{SIH}	Serial Data In Hold Time	10		10		ns	
80	t _{sps}	SC to DT High Setup Time	0		0		ns	
81	t _{SCR}	SC to RAS Precharge Setup Time	0		0		ns	




Notes:

- All voltages are referenced to V_{SS}.
- 2. I_{DD} is dependent on output loading when the device output is enabled. I_{DD} (max.) is measured with all outputs open.
- IDD is dependent on the number of address transitions while CAS is at V_{IH}. Specified IDD (max.) is measured with
 a maximum of two transitions per address input per random cycle and one transition per address cycle in Fast Page
 Mode
- V_{IH} (min.) and V_{IL} (max.) are the reference levels for measuring input signal timing. Transition times are measured between V_{IH} (min.) and V_{IL} (max.).
- An initial pause of 200 µs and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks or upon Power Up. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
- AC characteristics assume t_T = 5 ns. All AC measurements are made with a load equivalent to two TTL inputs and either 50 or 100 pF in parallel. V_{IL} (min.) > V_{SS} and V_{IH} (max.) < V_{DD}.
- 7. t_{RCD} (max.) is for reference only. t_{RCD} (min.) = t_{RAH} (min.) + $2t_{T}$ + t_{ASC} (min.)
- 8. Assumes that $t_{RCD} < t_{RCD}$ (max.). If $t_{RCD} > t_{RCD}$ (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
- 9. Measured with a load equivalent to 2 TTL loads and 100 pF in parallel.
- 10. Assumes $t_{RCD} > t_{RCD}$ (max.).
- 11. If t_{ASC} < (t_{CAA} (max.) t_{CAC} (max.) tT), access time is defined by t_{CAA} rather than t_{CAC}.
- Either t_{RCH} or t_{RRH} must be satisfied.
- 13. An output disable time defines the time when the output reaches the open-circuit condition and is not referenced to output voltage levels.
- 14. t_{WCS}, t_{RWD} and t_{CWD} are specified for reference only. If t_{WCS} > t_{WCS} (min.), the cycle is a CAS-controlled write cycle (Early Write), and the IO pins will be at High-Z during the entire cycle. If t_{CWD} > t_{CWD}(min.), and t_{RWD} > t_{RWD}(min.), the cycle is a Read-Modify-Write cycle, and the IO pins will reflect the data read from the addressed location. If any of the above conditions is not satisfied, the condition of the Data Out pins will be indeterminate.
- 15. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP} .
- 16. Measured with a load equivalent to 2 TTL loads and 50 pF in parallel.



Waveforms of Read Cycle





869 07

NOTES:


- a., b. $V_{\rm IH}$ (min) and $V_{\rm IL}$ (max) are reference levels for measuring timing of input signals.
- V_{OH} (min) and V_{OL} (max) are reference levels for measuring timing of D_{OUT} . V_{LZ} is referenced to the later of \overline{CAS} and \overline{OE} low transition.
- $\rm t_{HZ}$ and $\rm t_{OH}$ are referenced to the earlier of $\overline{\rm CAS}$ and $\overline{\rm OE}$ high transition.
- Transition is measured +500 mV from steady state voltage with specified three state load (5 pF and a 380 Ohm Thevenin equivalent).
- Either t_{RCH} or t_{RRH} must be satisfied.

Waveforms of Write Cycle (Early Write)






Waveforms of Write Cycle (Delayed Write)



869 09

Waveforms of Read-Modify-Write Cycle




869 10

3-17




Waveforms of Fast Page Read Cycle




869 11

Waveforms of Fast Page Mode Write Cycle






Waveforms of RAS-Only Refresh Cycle



869 13


Waveforms of Hidden Refresh Cycle




869 14



Waveforms of CAS-before-RAS Refresh Cycle




Waveforms of Read Transfer Cycle (RAM-SAM) Serial Read Setup*






Waveforms of Read Transfer Cycle (RAM-SAM) (Turbomode™)





Waveforms of Write Transfer Cycle (SAM-RAM)




NOTE* IF \$\tilde{SE}\$ IS "H" LEVEL, THE SERIAL INPUT DATA ARE NOT WRITTEN INTO THE DATA REGISTER, BUT THE SERIAL DATA SELECTOR CONTINUES TO FUNCTION.

869 17a



Waveforms of Pseudo Write Transfer Cycle Serial Write Setup




NOTE" IF SE IS "H" LEVEL, THE SERIAL INPUT DATA ARE NOT WRITTEN INTO THE DATA REGISTER, BUT THE SERIAL DATA SELECTOR CONTINUES TO FUNCTION.

869 17




V53C261

Waveforms of Serial Write Cycle



Waveforms of Serial Read Cycle





Functional Description

RAM Operation

The V53C261 is a CMOS dynamic memory with 2 ports. One port, the RAM port, operates in the same way as the V53C464—64K x 4 DRAM. The other port, the Serial Access Port (SAM), allows data to be either read from or written to the memory at very high data rates.

The V53C261 reads and writes data via the RAM port by multiplexing a 16-bit address into an 8-bit row and an 8-bit column address. The Row Address Strobe (\overline{RAS}) latches the row address on chip. The column address, however, flows through the internal column address buffer and is latched by the Column Address Strobe (\overline{CAS}) signal. Because column access time becomes primarily dependent upon a valid column address rather than the falling edge of \overline{CAS} , signal timing restrictions on \overline{CAS} can be greatly loosened with no effect on access time.

Memory Cycle

A memory cycle is initiated by the falling edge of RAS. A memory cycle may not be ended or aborted prior to fulfilling the t_{RAS} (min) timing specification once it has been started. This precaution is necessary for proper device operation and integrity. A new memory cycle may not be started until the minimum precharge time t_{RP}/t_{CP} has been satisfied.

Read Cycle

A read cycle is a memory cycle in which data are retrieved from the memory array and presented on the W_i/IO_i pins. Read cycles can take the form of single operations to a specific row and column address or page mode accesses to any of 256 column addresses within a single row.

Write Cycle

A write cycle is a memory cycle in which data supplied externally to W_i /IO_i are written into the location in memory specified by the address. Using the masked write function, any combination of W_i/IO_i lines may be written and the remainder ignored. Write cycles can take the form of single operations to a specific row and column address or page mode accesses to any of 256 column addresses within a single row.

Refresh Cycle

To retain the data in a V53C261 DRAM a refresh operation activating each of the 256 row addresses must be performed at least once every 4 ms. Any operation such as read, write, RMW, RAS-only cycle, CAS before RAS refresh cycle or transfer cycle refreshes the addressed row.

Fast Page Mode Operation

Fast Page Mode permits all 256 columns of 4-bits within a selected row of the V53C261 to be randomly accessed at a high data rate. After a normal cycle initiation, maintaining $\overline{\text{RAS}}$ low while performing successive $\overline{\text{CAS}}$ cycles retains the row address internally and eliminates the need to resupply it. The column buffer acts as a transparent latch while $\overline{\text{CAS}}$ is high and, when $\overline{\text{CAS}}$ goes low, holds the addresses applied. Because of the transparent latches, the column address "flows through" and the read access begins upon stable addresses rather than the falling $\overline{\text{CAS}}$ edge. This eliminates t_{ASC} and t_{T} from the critical timing path and helps to speed up access while making operation simpler.

During a Fast Page Mode operation, read, write, read-modify-write, or read-write-read cycles are possible to random addresses within a selected row. Multiple operations to the same address are permitted as well as more than 256 accesses to any combination of addresses within the selected row. The only limiting factor to the number of such Page Mode accesses is consideration of refresh timing. Following the entry cycle into Page Mode, access time is t_{CAA} or t_{CAP} -dependent. If the column address is valid before or coincident with the rising edge of $\overline{\text{CAS}},$ then \mathbf{t}_{CAP} is the access controlling parameter. If the column address is valid after the rising edge of CAS, access time is determined by t_{CAA}. In both cases, the falling edge of CAS latches the address and enables the output buffers.

With Fast Page Mode, very high sustained data rates can be achieved. The following equation can be used to calculate the data rate possible:

Data Rate =
$$\frac{256}{t_{BC} + 255 t_{PC}}$$




Mode Selection

		Control Signals (Sampled at the falling edge of RAS)					A ₀ - A ₇ Sample Time		
RAM Operation to to be Performed	SAM Mode to be Entered	CAS	DT/OE	WB/WE	SE	W _i /IO _i	RAS	CAS	
Read	Mode not affected			×	х	х	Row	Column Add	
Write	Mode not affected		н	н	х	х	Row	Column Add.	
	Mode not affected			L	×	H*	Row	Column Add.	
Bit Masked Write	Mode not affected	н		L	×	L*	Row	Column Add.	
RAM → SAM Transfer	Output Mode		L	н	×	х	Row	SAM Start**	
SAM → RAM Transfer	Input Mode			L	L	х	Row	SAM Start**	
Pseudo Transfer	Input Mode			L	н	x	×	SAM Start**	
CAS-before-RAS or Hidden Refresh	Mode not affected	L	х	×	×	х	×	х	

X = DON'T CARE

- * The state of the W_i/IO_i lines is sampled at the falling edge of RAS to set the Write Bit Mask Register. If W_i/IO_i is high at the falling edge of RAS, no masking action is taken and the corresponding data bit will be subject to change by a write operation. If W_i/IO_i is low at the falling edge of RAS, the corresponding bit is masked and will not be altered by a write operation.
- ** The 8 address signals, A₀ A₇, are used to select the RAM row address that will be affected by a transfer to or from the SAM and the starting address for a SAM read or write operation. The falling edge of RAS strobes the row address, and the falling edge of CAS strobes the SAM starting address.



Combined RAM-SAM Operation

Transfer

The transfer operation of the V53C261 allows a row (256 bits) of data to be transferred between RAM and SAM in either direction. The signals and states that control the transfer operation are specified in the Mode Selection Table.

To start a serial write operation, it is necessary to cause the $\mathrm{SIO_0}$ – $\mathrm{SIO_3}$ pins of the SAM port to be in a high-Z state. The pseudo write transfer cycle accomplishes this purpose and must be performed any time the SAM mode is to be changed from read to write. No data transfer takes place, but addresses are set up as in any other transfer cycle. A read transfer cycle (RAM to SAM) changes the mode from write to read.

SAM Operation

General

The Serial Access Memory (SAM) of the V53C261 is organized as 256 words x 4 bits per word. It is possible to load the SAM from two sources: the RAM and the external serial I/O lines, SIO_i. SAM has two operational modes, read and write (viewed externally). Mode changes were described in the previous section.

When the SAM is in the read mode, data are first transferred from the RAM to SAM and then can be accessed serially via the SIO, lines beginning with any SAM address. The progression of data output is from lower to higher numbered bits and addresses are modulo 256.

When the SAM is in the write mode, data are captured into the SAM using the SIO_i lines and can be written into a selected row in the RAM by a write transfer operation.

Read/Write

The SC pin is used as a 'shift clock' for the SAM port. Serial access is triggered by the rising edge of SC. When the SAM is in the write mode, the rising edge of SC causes data to be strobed into the selected cell of the SAM. In the read cycle, output data become valid after $t_{\rm SCA}$ from the rising edge of SC and remain

valid until the next cycle. The SAM address is automatically incremented by SC.

The \overline{SE} pin is used as an output/input enable pin for the SAM. It does not, however, gate the SC signal. The SAM address counter for read or write operations will continue to increment regardless of the state of \overline{SE} .

Turbomode Read Transfer

The V53C261 offers Turbomode real-time read transfer between RAM and SAM. By using the Turbomode feature, a continuous data stream can be generated even if the row address must be changed. No loss of timing is caused by Turbomode transfer. The data transfer from the RAM to SAM is triggered by the rising edge of $\overline{DT/OE}$ after the RAS CAS cycle has set up the data to be transferred and the start address. New row data is available for SAM output after $\overline{DT/OE}$ returns to a high state in compliance with specification parameters t_{SDD} and t_{SDH} . SC should be applied continuously and $\overline{DT/OE}$ timed from SC to achieve non-stop transfer.

Write Transfer

When the SAM has been placed into a write mode, and the required data have been captured via SIO_i, the write transfer operation will cause the content of the SAM to be written into the selected RAM row. After the write transfer cycle has been completed, more data can be written to the SAM via SIO_i.

Power-On

After application of the $\rm V_{DD}$ supply, an initial pause of 200 $\,\mu s$ is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified refresh interval. During Power-On, the $\rm V_{DD}$ current requirement of the V53C261 is dependent on the input levels of RAS and CAS. If RAS is Low during Power-On, the device will go into an active cycle, and $\rm I_{DD}$ will exhibit current transients. It is recommended that RAS and CAS track with $\rm V_{DD}$ or be held at a valid $\rm V_{IH}$ during Power-On to avoid current surges.