

## V53C400 HIGH PERFORMANCE, LOW POWER 4M X 1 BIT FAST PAGE MODE CMOS DYNAMIC RAM

PRELIMINARY

| HIGH PERFORMANCE V53C400                             | 70/70L | 80/80L | 10/10L |
|--|--------|--------|--------|
| Max. RAS Access Time, (t <sub>RAC</sub> )            | 70 ns  | 80 ns  | 100 ns |
| Max. Column Address Access Time, (t <sub>CAA</sub> ) | 35 ns  | 40 ns  | 50 ns  |
| Min. Fast Page Mode Cycle Time, (t <sub>PC</sub> )   | 50 ns  | 55 ns  | 65 ns  |
| Min. Read/Write Cycle Time, (t <sub>RC</sub> )       | 130 ns | 150 ns | 180 ns |

| LOW POWER V53C400L                             | 70L    | 80L    | 10L    |
|--|--------|--------|--------|
| Max. CMOS Standby Current, (I <sub>DD6</sub> ) | 0.4 mA | 0.4 mA | 0.4 mA |

#### Features -

- 4M x 1-bit organization
- RAS access time: 70,80,100 ns
- Low power dissipation
  - V53C400-10
    - Operating Current 70 mA max.
    - TTL Standby Current 2.0 mA max.
- Low CMOS Standby Current
  - V53C400 1.0 mA max.
  - V53C400L 0.4 mA max.
- Battery Back-up Mode (V53C400L Only)
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh capability
- Refresh Interval
  - V53C400 1024 cycles/16ms
  - V53C400L 1024 cycles/64ms
- On-chip substrate bias generator
- Fast Page Mode for a sustained data rate greater than 20 MHz
- Available in 26/20 pin SOJ package (300 mil)

### Description

The Vitelic V53C400 is a high speed 4,194,304x1 bit CMOS dynamic random access memory. Fabri-

cated with Vitelic's VICMOS V technology, the V53C400 offers a combination of features: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current and, on request, extended refresh for very low data retention power (V53C400L).


All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random access of up to 1024 bits within a row with cycle times as short as 50 ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the V53C400 ideally suited for graphics, digital signal processing and high performance computing systems.


The V53C400L offers a maximum data retention power of 3.3 mW when operating in CMOS standby mode and performing RAS-only or CAS-before-RAS refresh cycles.

### Device Usage Chart

| Operating            | Package Outline |    | Access Tim | e (ns) | Pov | wer  | _                   |
|----------------------|-----------------|----|------------|--------|-----|------|---------------------|
| Temperature<br>Range | К               | 70 | 80         | 100    | Low | Std. | Temperature<br>Mark |
| 0°C to 70 °C         | •               | •  | •          | •      | •   | •    | Blank               |


V53C400 Rev. 01 September 1991






| Description | Pkg. | Pin Count |
|-------------|------|-----------|
| SOJ         | K    | 26/20     |

## 26/20 Lead SOJ Package PIN CONFIGURATION Top View



### LOGIC SYMBOL



### Pin Names

| A <sub>0</sub> -A <sub>10</sub> | Address Inputs        |
|---------------------------------|-----------------------|
| RAS                             | Row Address Strobe    |
| CAS                             | Column Address Strobe |
| WE                              | Write Enable          |
| D <sub>IN</sub>                 | Data Input            |
| D <sub>OUT</sub>                | Data Output           |
| V <sub>DD</sub>                 | +5V Supply            |
| V <sub>ss</sub>                 | 0V Supply             |
| NC                              | No Connect            |

### Absolute Maximum Ratings\*

| Ambient Temperature                 |                 |
|-------------------------------------|-----------------|
| Under Bias                          | 10°C to +80°C   |
| Storage Temperature (plastic) .     | 55°C to +125°C  |
| Voltage Relative to V <sub>SS</sub> | 1.0 V to +7.0 V |
| Data Out Current                    |                 |
| Power Dissipation                   | 1.0 W           |

\*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

## Capacitance\*


 $T_A = 25$ °C,  $V_{DD} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ 

| Symbol           | Parameter                         | Тур. | Max. | Unit |
|------------------|-----------------------------------|------|------|------|
| C <sub>IN1</sub> | Address                           | _    | 6    | pF   |
| C <sub>IN2</sub> | RAS, CAS, WE                      | -    | 7    | pF   |
| COUT             | D <sub>IN</sub> /D <sub>OUT</sub> |      | 7    | pF   |

<sup>\*</sup>Note: Capacitance is sampled and not 100% tested




## **Block Diagram**





DC and Operating Characteristics (1-2)  $\rm T_A=0^{\circ}C$  to 70°C,  $\rm V_{DD}$  = 5 V  $\pm$  10%,  $\rm V_{SS}$  = 0 V, unless otherwise specified.

|                  |  |                | V53  | C400               | V53C | 400L               |      |   |       |
|------------------|--|----------------|------|--------------------|------|--------------------|------|---|-------|
| Symbol           | Parameter  | Access<br>Time | Min. | Max.               | Min. | Max.               | Unit | Test Conditions   | Notes |
| l <sub>u</sub>   | Input Leakage Current<br>(any input pin)                     |                | -10  | 10                 | -10  | 10                 | μА   | V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>   |       |
| l <sub>LO</sub>  | Output Leakage Current<br>(for High-Z State)                 |                | -10  | 10                 | -10  | 10                 | Αц   | $\frac{V_{SS}^{\leq}}{RAS}, \frac{V_{OUT}^{} \leq V_{DD}^{}}{CAS} \text{ at } V_{H}^{}$                           |       |
|                  |  | 70             |      | 90                 |      | 90                 |      |   |       |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current,                              | 80             |      | 80                 |      | 80                 | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)  | 1, 2  |
|                  | Operating  | 100            |      | 70                 |      | 70                 | 1    |   |       |
| l <sup>DO5</sup> | V <sub>DD</sub> Supply Current,<br>TTL Standby               |                |      | 2.0                |      | 2.0                | mA   | RAS, CAS at V <sub>IH</sub> other inputs ≥ V <sub>SS</sub>  |       |
|                  |  | 70             |      | 90                 |      | 90                 |      |   |       |
| I <sub>DD3</sub> | V <sub>DD</sub> Supply Current, RAS-Only Refresh             | 80             |      | 80                 |      | 80                 | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)  | 2     |
|                  | RAS-Only Refresh   | 100            | *    | 70                 |      | 70                 | 1    |   |       |
| I <sub>DD4</sub> | V <sub>DD</sub> Supply Current,                              | 70             |      | 80                 |      | 80                 |      |   |       |
|                  | Fast Page Mode   | 80             |      | 70                 |      | 70                 | mA   | Minimum Cycle   | 1, 2  |
|                  | Operation  | 100            |      | 60                 |      | 60                 |      |   |       |
| 1 <sub>DD5</sub> | V <sub>DD</sub> Supply Current,<br>Standby, Output Enabled   |                |      | 5                  |      | 4                  | mA   | RAS=V <sub>IH</sub> , CAS=V <sub>IL</sub> other inputs ≥ V <sub>SS</sub>  |       |
| I <sub>DD6</sub> | V <sub>DD</sub> Supply Current,<br>CMOS Standby              |                |      | 1                  |      | 0.4                | mA   | $\overline{RAS} \ge V_{DD} - 0.2 \text{ V}$ $\overline{CAS} \ge V_{DD} - 0.2 \text{ V}$ other inputs $\ge V_{SS}$ |       |
| I <sub>DD7</sub> | Battery Back-up<br>Data Retention Current<br>(Only V53C400L) |                |      | N.A.               |      | 0.6                | mA   | CAS-Before-RAS Refresh cycle t <sub>RC</sub> = 62.5 μs CMOS clock levels  | 18    |
| V <sub>IL</sub>  | Input Low Voltage  |                | -1.0 | 0.8                | -1.0 | 0.8                | v    |   | 3     |
| V <sub>IH</sub>  | Input High Voltage   |                | 2.4  | V <sub>DD</sub> +1 | 2.4  | V <sub>DD</sub> +1 | V    |   | 3     |
| V <sub>OL</sub>  | Output Low Voltage   |                |      | 0.4                |      | 0.4                | V    | I <sub>OL</sub> = 4.2 mA  |       |
| V <sub>OH</sub>  | Output High Voltage  |                | 2.4  |                    | 2.4  |                    |      | I <sub>OH</sub> = -5 mA   |       |



## AC Characteristics

 $T_A$  = 0°C to 70°C,  $V_{DD}$  = 5 V ±10%,  $V_{SS}$  = 0 V, unless otherwise noted

|    |                        |                     |   | 7    | 0/L  | 8    | 0/L  | 1    | 0/L  | ] <b></b> . |        |
|----|------------------------|---------------------|---|------|------|------|------|------|------|-------------|--------|
| #  | JEDEC<br>Symbol        | Symbol              | Parameter                                   | Min. | Max. | Min. | Max. | Min. | Max. | Unit        | Notes  |
| 1  | t <sub>RL1RH1</sub>    | t <sub>RAS</sub>    | RAS Pulse Width                             | 70   | 75K  | 80   | 75K  | 100  | 75K  | ns          |        |
| 2  | t <sub>RL2RL</sub>     | t <sub>RC</sub>     | Read or Write Cycle Time                    | 130  |      | 150  |      | 180  |      | ns          |        |
| 3  | t <sub>RH2RL2</sub>    | t <sub>RP</sub>     | RAS Precharge Time                          | 50   |      | 60   |      | 70   |      | ns          |        |
| 4  | t <sub>AVRL2</sub>     | t <sub>ASR</sub>    | Row Address Setup Time                      | o    |      | 0    |      | 0    |      | ns          |        |
| 5  | t <sub>RL1AX</sub>     | t <sub>RAH</sub>    | Row Address Hold Time                       | 10   |      | 10   |      | 15   |      | ns          |        |
| 6  | tavrh1+                | t <sub>CAR</sub>    | Column Address to RAS<br>Setup Time         | 35   |      | 40   |      | 50   |      | ns          |        |
| 7  | t <sub>RL1AV</sub>     | t <sub>RAD</sub>    | RAS to Column Address<br>Delay Time         | 15   | 35   | 15   | 40   | 20   | 50   | ns          | 4      |
| 8  | t <sub>AVCL2</sub>     | t <sub>ASC</sub>    | Column Address Setup Time                   | 0    |      | 0    |      | 0    |      | ns          |        |
| 9  | t <sub>CL1AX</sub>     | t <sub>CAH</sub>    | Column Address Hold Time                    | 15   |      | 15   |      | 20   |      | ns          |        |
| 10 | t <sub>RL1CL1</sub>    | t <sub>RCD</sub>    | RAS to CAS Delay                            | 20   | 50   | 20   | 60   | 25   | 75   | ns          | 5      |
| 11 | t <sub>RL1QV</sub>     | t <sub>RAC</sub>    | Access Time from RAS                        | -    | 70   |      | 80   |      | 100  | ns          | 6,7,8  |
| 12 | t <sub>AVQV</sub>      | <sup>t</sup> CAA    | Access Time from Column<br>Address          |      | 35   |      | 40   |      | 50   | ns          | 8,9,10 |
| 13 | t <sub>CL1QV</sub>     | t <sub>CAC</sub>    | Access Time from CAS                        |      | 20   |      | 20   |      | 25   | ns          | 8,10   |
| 14 | t <sub>CL1CH1(R)</sub> | t <sub>CAS(R)</sub> | CAS Pulse Width in<br>Read Cycle            | 20   |      | 20   |      | 25   |      | ns          |        |
| 15 | t <sub>CL1RH1(R)</sub> | t <sub>RSH(R)</sub> | RAS Hold Time (Read Cycle)                  | 20   |      | 20   |      | 25   |      | ns          |        |
| 16 | t <sub>WH2CL2</sub>    | t <sub>RCS</sub>    | Read Command Setup Time                     | 0    |      | 0    |      | 0    |      | ns          |        |
| 17 | t <sub>CH2WX</sub>     | <sup>t</sup> RCH    | Read Command Hold Time<br>Referenced to CAS | 0    |      | 0    |      | 0    |      | ns          | 11     |
| 18 | t <sub>RH2WX</sub>     | t <sub>RRH</sub>    | Read Command Hold Time<br>Referenced to RAS | 0    |      | 0    |      | 0    |      | ns          | 11     |
| 19 | t <sub>CH2RL2</sub>    | t <sub>CRP</sub>    | CAS to RAS Precharge Time                   | 5    |      | 5    |      | 10   |      | ns          |        |
| 20 | t <sub>CH2QX</sub>     | <sup>t</sup> OFF    | Output Buffer<br>Turn Off Delay             | 0    | 15   | 0    | 20   | 0    | 25   | ns          | 12     |




# AC Characteristics (Cont'd.)

|    |                              |                              | D   | 7    | 0/L  | 8    | 0/L  | 1    | 0/L  | Unit | Notes |
|----|------------------------------|------------------------------|---|------|------|------|------|------|------|------|-------|
| #  | JEDEC<br>Symbol              | Symbol                       | Parameter                                       | Min. | Max. | Min. | Max. | Min. | Max. | Unit | Notes |
| 21 | t <sub>CH2QV</sub>           | t <sub>OH</sub>              | Data Hold Time from CAS                         | 0    |      | 0    |      | 0    |      | ns   | 11    |
| 22 | t <sub>WL1WH1</sub>          | t <sub>WP</sub>              | Write Pulse Width                               | 10   |      | 15   |      | 20   |      | ns   |       |
| 23 | t <sub>CH2CL2</sub>          | t <sub>CP</sub>              | CAS Precharge Time                              | 10   |      | 10   |      | 10   |      | ns   |       |
| 24 | t <sub>RL1AX</sub>           | <sup>t</sup> AR              | Column Address Hold Time from RAS               | 55   |      | 60   |      | 75   |      | ns   |       |
| 25 | t <sub>CL1CH1(W)</sub>       | t <sub>CAS(W)</sub>          | CAS Pulse Width in<br>Write Cycle               | 20   |      | 20   |      | 25   |      | ns   |       |
| 26 | t <sub>CL1ŘH1(W)</sub>       | t <sub>RSH(W)</sub>          | RAS or CAS Hold Time in Write Cycle             | 20   |      | 20   |      | 25   |      | ns   |       |
| 27 | t <sub>RL1WH1</sub>          | <sup>t</sup> wc <sub>R</sub> | Write Command Hold Time from RAS                | 55   |      | 60   | -    | 75   |      | ns   |       |
| 28 | t <sub>WL1CL2</sub>          | twcs                         | Write Command Setup Time                        | 0    |      | 0    |      | 0    |      | ns   | 13,14 |
| 29 | t <sub>CL1WH1</sub>          | <sup>t</sup> wcн             | Write Command Hold Time                         | 10   |      | 15   |      | 20   |      | ns   |       |
| 30 | t <sub>DVWL2</sub>           | t <sub>DS</sub>              | Data In Setup Time                              | 0    |      | 0    |      | 0    |      | ns   | 15    |
| 31 | twH1DX                       | <sup>t</sup> DH              | Data In Hold Time                               | 15   |      | 15   |      | 20   |      | ns   | 15    |
| 32 | t <sub>RL1DX</sub>           | t <sub>DHR</sub>             | Data In Hold Time<br>Referenced to RAS          | 55   |      | 60   |      | 75   |      | ns   |       |
| 33 | t <sub>RL2RL2</sub><br>(RMW) | t <sub>RWC</sub>             | Read-Modify-Write Cycle Time                    | 155  |      | 175  |      | 210  |      | ns   |       |
| 34 | t <sub>RL1RH1</sub><br>(RMW) | t <sub>RRW</sub>             | Read-Modify-Write Cycle RAS Pulse Width         | 95   |      | 105  |      | 130  |      | ns   |       |
| 35 | t <sub>RL1WL2</sub>          | t <sub>RWD</sub>             | RAS to WE Delay Time<br>Read-Modify-Write Cycle | 70   |      | 80   |      | 100  |      | ns   | 13    |
| 36 | t <sub>CL1WL2</sub>          | tcwD                         | CAS to WE Delay                                 | 20   |      | 20   |      | 25   |      | ns   | 13    |
| 37 | t <sub>AVWL2</sub>           | t <sub>AWD</sub>             | Column Address to<br>WE Delay                   | 35   |      | 40   |      | 50   |      | ns   | 13    |
| 38 | t <sub>CH2QV</sub>           | t <sub>CAP</sub>             | Access Time from<br>Column Precharge            |      | 40   |      | 45   |      | 55   | ns   | 17    |
| 39 | t <sub>CL2CL2(R)</sub>       | t <sub>PC</sub>              | Fast Page Mode Read or<br>Write Cycle Time      | 50   |      | 55   |      | 65   |      | ns   |       |



# AC Characteristics (Cont'd.)

|    |                     |                        | D   | 70   | 0/L  | 80   | )/L  | 10/L |      | Unit | Notes  |
|----|---------------------|------------------------|---|------|------|------|------|------|------|------|--------|
| #  | JEDEC<br>Symbol     | Symbol                 | Parameter   | Min. | Max. | Min. | Max. | Min. | Max. | Unit | Mores  |
| 40 | t <sub>CL2CL2</sub> | t <sub>PCM</sub> (RMW) | Fast Page Mode Read-<br>Modify-Write Cycle Time                               | 75   |      | 80   |      | 95   |      | ns   |        |
| 41 | t <sub>WL1RH1</sub> | t <sub>RWL</sub>       | Write Command to RAS<br>Lead Time   | 20   |      | 20   |      | 25   |      | ns   |        |
| 42 | t <sub>WL1CH1</sub> | tcwL                   | Write Command to CAS<br>Lead Time   | 20   |      | 20   |      | 25   |      | ns   |        |
| 43 | t <sub>RH2CL2</sub> | t <sub>RPC</sub>       | RAS to CAS Precharge Time   | 5    |      | 5    |      | 5    |      | ns   |        |
| 44 | t <sub>CL1RL2</sub> | tcsR                   | CAS Setup Time CAS-before-RAS Refresh   | 5    |      | 5    |      | 5    |      | ns   |        |
| 45 | t <sub>RL1CH1</sub> | t <sub>CHR</sub>       | CAS Hold Time CAS-before-RAS Cycle  | 15   |      | 15   |      | 15   |      | ns   |        |
| 46 | t <sub>RL1CH1</sub> | t <sub>CSH</sub>       | CAS Hold Time   | 70   |      | 80   |      | 100  |      | ns   |        |
| 47 | t <sub>WH2RL2</sub> | t <sub>WRP</sub>       | WE to FIAS precharge time<br>(CAS-Before-FIAS Refresh cycle)                  | 10   |      | 10   |      | 10   |      | ns   |        |
| 48 | t <sub>RL1WL2</sub> | t <sub>WRH</sub>       | WE Hold Time from RAS (CAS-Before-RAS Refresh Cycle)                          | 10   |      | 10   |      | 10   |      | ns   |        |
| 49 | t <sub>WL1RL2</sub> | <sup>t</sup> wsr       | RAS to WE set-up Time<br>(Test Mode)  | 10   |      | 10   |      | 10   |      | ns   | 20, 21 |
| 50 | t <sub>RL1WH1</sub> | t <sub>WHR</sub>       | RAS to WE hold Time<br>(Test Mode)  | 10   |      | 10   |      | 10   |      | ns   | 20, 21 |
| 51 | t <sub>T</sub>      | t <sub>T</sub>         | Transition Time<br>(Rise and Fall)  | 3    | 50   | 3    | 50   | 3    | 50   | ns   | 16     |
| 52 |                     | t <sub>REF</sub>       | Refresh Interval<br>(1024 Cycles)   |      | 16   |      | 16   |      | 16   | ms   | 19     |
| 53 |                     | tREF                   | Refresh Interval<br>V53C400L Only<br>(1024 Cycles, t <sub>RC</sub> = 62.5 μs) |      | 64   |      | 64   |      | 64   | ms   | 18,19  |



#### Notes:


- I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD</sub> (max.) is measured with the output open.
- I<sub>DD</sub> is dependent upon the number of address transitions. Specified I<sub>DD</sub> (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V<sub>IL</sub> (min.) is steady state operating. During transitions, V<sub>IL</sub> (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V<sub>II</sub> (min.) ≥ V<sub>SS</sub> and V<sub>IH</sub> (max.) ≤ V<sub>DD</sub>.
- Operation within the t<sub>RAD</sub> (max.) limit ensures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- t<sub>RCD</sub> (max.) is specified for reference only. Operation within t<sub>RCD</sub> (max.) limits insures that t<sub>RAC</sub> (max.) and t<sub>CAA</sub> (max.) can be met. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.), the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- Assumes that t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max.). If t<sub>RAD</sub> is greater than t<sub>RAD</sub> (max.), t<sub>RAC</sub> will increase by the amount that t<sub>RAD</sub> exceeds t<sub>RAD</sub> (max.).
- Assumes that t<sub>RCD</sub> ≤t<sub>RCD</sub> (max.). If t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max.), t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub> (max.).
- 8. Measured with a load equivalent to two TTL inputs and 100 pF.
- 9. Assumes that  $t_{RAD} \ge t_{RAD}$  (max.).
- 10. Access time is determined by the longest of  $t_{CAA}$ ,  $t_{CAC}$  and  $t_{CAP}$ .
- 11. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisified for a Read Cycle to occur.
- t<sub>OFF</sub> and t<sub>ON</sub> define the time at which D<sub>OUT</sub> reaches an open circuit condition and are not referenced to the output voltage level.
- 13.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are not restrictive operating parameters.
- 14. twcs (min.) must be satisfied in an Early Write Cycle.
- 15. t<sub>DS</sub> and t<sub>DH</sub> are referenced to the latter occurrence of CAS or WE.
- 16.  $t_T$  is measured between  $V_{IH}$  (min.) and  $V_{II}$  (max.). AC-measurements assume  $t_T = 5$  ns.
- 17. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
- 18. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
- 19. This is battery backup data retention mode under CAS-before-RAS refresh cycles.

$$t_{RC}$$
 = 62.5 µs (62.5 µs x 1024 = 64 ms)  
 $t_{RAS}$  =  $t_{RAS}$  (min) to 1 µs  
Input voltages :  $\overline{RAS}$  and  $\overline{CAS}$   $V_{IH} > V_{DD} - 0.2 V$   
 $V_{IL} < 0.2 V$   
 $\overline{WE}$  and  $\overline{OE}$   $V_{IN} > V_{DD} - 0.2 V$   
All other inputs at stable  $V_{IH}$  or  $V_{IL}$ 


- 20. The test mode is initiated by performing a WE and CAS-before-RAS cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is 8-bits parallel testing function.
  - RA<sub>10</sub>, CA<sub>10</sub>, CA<sub>0</sub> are not used. In the read cycle, if two internal bits on one I/O pin are equal, the I/O pin will indicate a high level. If internal bits on one I/O are not equal, then the I/O pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operational state by performing a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 21. In a test mode read cycle, the value of access time parameters is delayed by 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value (5 ns) to the specified value in this data sheet.



## Waveforms of Read Cycle




## Waveforms of Early Write Cycle






#### Waveforms of Fast Page Mode Read Cycle - t RAS (1) RAS VIH t CAR (6) - <sup>t</sup> PC (39) <sup>t</sup> RSH (R)(15) t CRP (19)-<sup>t</sup> CP (23) t CAS (R)(14) CAS (R)(14) 1 <del>-1</del> CAS (R)(14) CAS VIH \_ \_ † CAH (9) <sup>†</sup>CAH (9) ASC (8) COLUMN 1 RCS (16) - t RCS (16) . ► <sup>†</sup>RCS (16) t RCH (17) -◆ t RCH (17) <sup>t</sup>RCH (17) WE VIH = //// ⊢ <sup>†</sup> CAC (13) → ← <sup>t</sup> CAC (13) → - t CAA(12) t CAA(12) <sup>- †</sup> CAP (33) <sup>-</sup> ◆ <sup>t</sup> OFF (20) <sup>-†</sup> RAC (11) → + t OFF (20) - t OFF (20) DOUT VOH -1002 08 \* Valid Data






# Waveforms of Read-Modify-Write Cycle




# Waveforms of RAS-Only Refresh Cycle






# Waveforms of Fast Page Mode Read-Modify-Write Cycle







# Waveforms of CAS-before-RAS Refresh Cycle




## Waveforms of Hidden Refresh Cycle (Read)






# Waveforms of Hidden Refresh Cycle (Write)




## Test Mode Initiation Cycle





# Waveforms of CAS-Before-RAS Refresh Counter Test Cycle





### Functional Description

The V53C400 is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C400 reads and writes data by multiplexing a 22-bit address into an 11-bit row and an 11-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address flows through an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay from RAS to CAS has little effect on the access time.

### Memory Cycle

A memory cycle is initiated by bringing  $\overline{RAS}$  low. Any memory cycle, once initiated, must not be ended or aborted before the minimum  $t_{RAS}$  time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time  $t_{RP}/t_{CP}$  has elapsed.

### Read Cycle

A Read cycle is performed by holding the Write Enable ( $\overline{WE}$ ) signal high during a  $\overline{RAS}/\overline{CAS}$  operation. The column address must be held for a minimum time specified by  $t_{AR}$ . Data Out becomes valid only when  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$  are all satisfied. As a result, the access time is dependent on the timing relationships between  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$ . For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$  (min.) and  $t_{CAC}$  (min.) are both satisfied.

### Write Cycle

A Write cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The write can be WE controlled or CAS controlled depending on whether WE or CAS falls later. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In a CAS-controlled Write Cycle when the leading edge of WE occurs prior to the CAS low transition, the output (D<sub>OUT</sub>) pin will be in the High-Z state at the beginning of the Write function. Ending the Write with RAS or CAS will maintain the output in the High-Z state.

### Refresh Cycle

To retain data, 1024 Refresh Cycles are required in each 16 ms period. There are two ways to Refresh the memory:

- By selecting all 1024 address combinations of A0 through A9 each 16 ms, a refresh of all rows is completed. Any Read, Write, Read-Modify-Write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CAS-before-RAS refresh is activated. The V53C400 will use the output of an internal 10-bit counter as the source of row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, D<sub>OUT</sub> will remain in the High-Z state during the cycle.

A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter. The user can use the counter test mode to write consecutive data patterns (1024 Write cycles) and then verify the written data by applying 1024 consecutive Read cycles. In this mode, the V53C400 ignores external row/column addresses and takes the output from the internal counter instead.

### Data Retention Mode

The V53C400 offers a CMOS standby mode that is entered by causing the  $\overline{RAS}$  clock to swing between a valid V<sub>IL</sub> and an "extra high" V<sub>IH</sub> within 0.2 V of V<sub>DD</sub>. While the  $\overline{RAS}$  clock is at the "extra high" level, the V53C400 power consumption is reduced to the low  $I_{DD6}$  level. Overall  $I_{DD}$  consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{RC}) \times (I_{DD1}) + (t_{RX} - t_{RC}) \times (I_{DD6})}{t_{RX}}$$

Where  $t_{RC}$  = Refresh Cycle Time  $t_{RX}$  = Refresh Interval / 1024



### Fast Page Mode Operation

Fast Page Mode operation permits all 2048 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high.

Thus, access begins at the occurance of a valid column address rather than at the falling edge of  $\overline{\text{CAS}}$ , eliminating  $\mathbf{t}_{\text{ASC}}$  and  $\mathbf{t}_{\text{T}}$  from the critical timing path.  $\overline{\text{CAS}}$  latches the address into the column address buffer and acts as on output enable.

During Fast Page Mode operation, Read, Write, Read-Modify-Write, or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is  $t_{CAA}$  or  $t_{CAP}$  controlled. If the column address is valid prior to the rising edge of  $\overline{CAS}$ , the access time is determined by the by the  $\overline{CAS}$  rising edge. If the column address is valid after the rising edge of  $\overline{CAS}$ , the access is timed from the occurrance of the valid address and is specified by  $t_{CAA}$ . In both cases, the falling edge of  $\overline{CAS}$  latches the address and enables the output.

Fast Page Mode provides a sustained data rate of over 20 MHz for applications that require high data rates like bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the data rate:

### Data Output Operation


The V53C400 Data Output pin (D<sub>OUT</sub>) has a three-state capability and is controlled by  $\overline{CAS}$ . When  $\overline{CAS}$  is high( $\geq$  V<sub>IH</sub>), the output is in the High-Z state. Table 1 summarizes the D<sub>OUT</sub> states possible for various memory cycles.


## Power On

After application of the  $V_{DD}$  an initial pause of 200  $\mu s$  is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval). During power on, the  $V_{DD}$  current requirement of the V53C400 is dependent on the input levels of RAS and CAS. If RAS is Low during power on, the device will go into an active cycle and  $I_{DD}$  will exhibit current transients. It is recommended that RAS and CAS track with  $V_{DD}$  or be held at a valid  $V_{IH}$  during power on to avoid current surges.

Table 1. Vitelic V53C400 Data Output
Operation for Various Cycle Types

| Cycle Type                                  | D <sub>OUT</sub> State             |
|---|------------------------------------|
| Read Cycles                                 | Data from Addressed<br>Memory Cell |
| CAS-Controlled Write<br>Cycle (Early Write) | High-Z                             |
| WE-Controlled Write<br>Cycle (Late Write)   | Active, not valid                  |
| Read-Modify-Write<br>Cycles                 | Data from Addressed<br>Memory Cell |
| Fast Page Mode Read<br>Cycle                | Data from Addressed<br>Memory Cell |
| Fast Page Mode Write<br>Cycle (Early Write) | High-Z                             |
| Fast Page Mode Read-<br>Modify-Write Cycle  | Data from Addressed<br>Memory Cell |
| RAS-only Refresh                            | High-Z                             |
| CAS-before-RAS<br>Refresh Cycle             | Data remains as in previous cycle  |
| CAS-only Cycles                             | High-Z                             |








# 26/20-pin SOJ

| Dimension | Inches      | Millimeters   |
|-----------|-------------|---------------|
| Α         | 0.672/0.684 | 17.069/17.374 |
| В         | 0.125/0.135 | 3.175/3.429   |
| С         | 0.082/0.093 | 2.083/2.362   |
| D         | 0.332/0.342 | 8.433/8.687   |
| E         | 0.296/0.304 | 7.518/7.722   |
| F         | 0.255/0.275 | 6.477/6.985   |
| G         | 0.018 Тур.  | 0.457 Typ.    |
| Н         | 0.05 Typ.   | 1.270 Typ.    |
| J         | 0.026 Min.  | 0.660 Min.    |
| K         | 0.028 Typ.  | 0.711 Тур.    |



### WORLDWIDE VITELIC OFFICES

V53C400

#### U.S.A.

VITELIC SEMICONDUCTOR 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### **TAIWAN**

VITELIC CORP. 133, MINSHENG E. RD., SECTION III, 7B TAIPEI, TAIWAN, R.O.C. PHONE: 011-886-2-718-1369 FAX: 011-886-2-718-1362

VITELIC TAIWAN CORP. 1 R&D ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 011-886-35-770555 FAX: 011-886-35-776520

#### JAPAN

VITELIC JAPAN CORP. NIHON SEIMEI KAWASAKI BLDG., 8TH FL. 1-1 MINAMI-CHO KAWASAKI-KU KAWASAKI-SHI KANAGAWA 210 JAPAN

PHONE: 011-04-4-246-3021 FAX: 011-04-4-246-3029

### HONG KONG

VITELIC (HONG KONG) LIMITED 19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 011-852-665-4883 FAX: 011-852-664-7535

### KOREA

VITELIC CORP. RM. 309, BEUK-EUN BLDG. 1339-1 SEOCHO-DONG, SEOCHO-KU SEOUL, KOREA

PHONE: 011-82-2-553-3385 FAX: 011-82-2-553-3675

## VITELIC U.S. SALES OFFICES

#### **NORTHWESTERN**

VITELIC SEMICONDUCTOR 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### **SOUTHWESTERN**

VITELIC SEMICONDUCTOR SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 213-498-3314 FAX: 213-597-2174

#### **EASTERN/MIDWESTERN**

VITELIC SEMICONDUCTOR SUITE 203 619 SEVERN AVENUE ANNAPOLIS, MD 21403 PHONE: 301-267-9616

FAX: 301-267-7411 or: 301-268-9081

VICMOS is a trademark of VITELIC © Copyright 1991, Vitelic Corporation 9/91 Printed in U.S.A.

The information in this document is subject to change without notice.

VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of VITELIC.

VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.



3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tix: 371-9461

17

032159 1/2 \_ -