

CED703AL/CEU703AL



Jun. 2002

N-Channel Logic Level Enhancement Mode Field Effect Transistor

FEATURES

- 30V , 40A , $R_{DS(ON)}=19m\Omega$ @ $V_{GS}=10V$.
 $R_{DS(ON)}=32m\Omega$ @ $V_{GS}=4.5V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- TO-251 & TO-252 package.

6



ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	30	V
Gate-Source Voltage	VGS	± 20	V
Drain Current-Continuous ^a @ $T_J=125^{\circ}\text{C}$ -Pulsed	ID	40	A
	IDM	120	A
Drain-Source Diode Forward Current ^a	IS	40	A
Maximum Power Dissipation ^a @ $T_c=25^{\circ}\text{C}$ Derate above 25°C	PD	50	W
		0.3	W/ °C
Operating and Storage Temperature Range	TJ, TSTG	-65 to 175	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	°C/W

CED703AL/CEU703AL

6

ELECTRICAL CHARACTERISTICS (T_c=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =24V, V _{GS} =0V			1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
ON CHARACTERISTICS^a						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1		3	V
Drain-Source On-State Resistance	R _{D(S)ON}	V _{GS} =10V, I _D = 25A		15	19	mΩ
		V _{GS} =4.5V, I _D = 10A		23	32	mΩ
On-State Drain Current	I _{D(ON)}	V _{GS} = 10V, V _{DS} = 10V	60			A
Forward Transconductance	g _{FS}	V _{DS} = 10V, I _D = 25A		30		S
DYNAMIC CHARACTERISTICS^b						
Input Capacitance	C _{ISS}	V _{DS} =15V, V _{GS} = 0V f = 1.0MHz		1000		pF
Output Capacitance	C _{OSS}			420		pF
Reverse Transfer Capacitance	C _{rss}			100		pF
SWITCHING CHARACTERISTICS^b						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 15V, I _D = 25A, V _{GS} = 10V, R _{GEN} = 24Ω		18	23	ns
Rise Time	t _r			120	180	ns
Turn-Off Delay Time	t _{D(OFF)}			80	120	ns
Fall Time	t _f			60	165	ns
Total Gate Charge	Q _g	V _{DS} = 10V, I _D = 25A, V _{GS} = 5V		15	20	nC
Gate-Source Charge	Q _{gs}			4		nC
Gate-Drain Charge	Q _{gd}			6		nC

CED703AL/CEU703AL

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{V}$, $I_S = 25\text{A}$		0.93	1.3	V

Notes

- a. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.

6




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

CED703AL/CEU703AL

6




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CED703AL/CEU703AL





Figure 11. Switching Test Circuit



6

Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve