



# CED6030L/CEU6030L

March 1998

## N-Channel Logic Level Enhancement Mode Field Effect Transistor

### FEATURES

- 30V , 40A ,  $R_{DS(ON)}=15.5\text{m}\Omega$  @  $V_{GS}=10\text{V}$ .  
 $R_{DS(ON)}=22\text{m}\Omega$  @  $V_{GS}=4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- TO-251 & TO-252 package.



6

### ABSOLUTE MAXIMUM RATINGS (T<sub>c</sub>=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	30	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous @ T <sub>J</sub> =125°C -Pulsed	I <sub>D</sub>	40	A
	I <sub>DM</sub>	120	A
Drain-Source Diode Forward Current	I <sub>S</sub>	40	A
Maximum Power Dissipation @ T <sub>c</sub> =25°C Derate above 25°C	P <sub>D</sub>	50	W
		0.3	W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	R <sub>θ</sub> JC	3	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θ</sub> JA	50	°C/W

# CED6030L/CEU6030L

ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$  unless otherwise noted)

6

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$			1	$\mu\text{A}$
Gate-Body Leakage	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	1.6	3	V
Drain-Source On-State Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$		12	15.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=18\text{A}$		18.5	22	$\text{m}\Omega$
On-State Drain Current	$I_{\text{D(ON)}}$	$V_{\text{DS}}=10\text{V}, V_{\text{GS}}=10\text{V}$	60			A
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=26\text{A}$		32		S
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	$C_{\text{ISS}}$	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}$ $f=1.0\text{MHz}$		1315		pF
Output Capacitance	$C_{\text{OSS}}$			525		pF
Reverse Transfer Capacitance	$C_{\text{RSS}}$			110		pF
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	$t_{\text{D(ON)}}$	$V_{\text{DD}}=15\text{V},$ $I_{\text{D}}=40\text{A},$ $V_{\text{GEN}}=10\text{V},$ $R_{\text{GEN}}=24\Omega$		10	16	ns
Rise Time	$t_{\text{r}}$			190	250	ns
Turn-Off Delay Time	$t_{\text{D(OFF)}}$			55	90	ns
Fall time	$t_{\text{f}}$			130	200	ns
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{DS}}=24\text{V}, I_{\text{D}}=40\text{A},$ $V_{\text{GS}}=5\text{V}$		19	23	nC
Gate-Source Charge	$Q_{\text{gs}}$			5		nC
Gate-Drain Charge	$Q_{\text{gd}}$			9		nC

# CED6030L/CEU6030L

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS <sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{V}$ , $I_s = 26\text{A}$		0.9	1.3	V

Notes

- a. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.

6




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

# CED6030L/CEU6030L

6




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

# CED6030L/CEU6030L




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve