


Features

- High-speed: 35, 45, 55, 70 ns
- Ultra low DC operating current of 5mA (Max.)
- Low Power dissipation:
TTL Standby: 4mA (Max.)
CMOS Standby: 20µA (Max.)
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three state outputs
- Ultra low data retention current ($V_{CC} = 2V$)
- Single $5V \pm 10\%$ Power Supply
- Packages
 - 28-pin 600 mil PDIP
 - 28-pin 330 mil SOP (450 mil pin-to-pin)

Description

The V62C51864 is a 65,536-bit static random access memory organized as 8,192 words by 8 bits. It is built with MOSEL VITELIC's high performance CMOS process. Inputs and three state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Functional Block Diagram



Device Usage Chart

Operating Temperature Range	Package Outline		Access Time (ns)				Power		Temperature Mark
	P	F	35	45	55	70	L	LL	
0°C to 70°C	•	•	•	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•	•	•	•	•	•	I
-40°C to +125°C	•	•	•	•	•	•	•	•	E

Pin Descriptions**A₀–A₁₂ Address Inputs**

These 13 address inputs select one of the 8,192 x 8-bit words in the RAM.

 $\overline{\text{CE}}_1$, CE₂ Chip Enable Input

$\overline{\text{CE}}_1$ is active LOW and CE₂ is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

 $\overline{\text{OE}}$ Output Enable Input

The Output Enable input is active LOW. When $\overline{\text{OE}}$ is LOW with $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ HIGH, data of the


selected memory location will be available on the I/O pins. When $\overline{\text{OE}}$ is HIGH, the I/O pins will be in the high impedance state.

 $\overline{\text{WE}}$ Write Enable Input

An active LOW input, $\overline{\text{WE}}$ input controls read and write operations. When $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs are both LOW, the data present on the I/O pins will be written into the selected memory location.


I/O₀–I/O₇ Data Input/Output Ports

These 8 bidirectional ports are used to read data from or write data into the RAM.

V_{CC} Power Supply**GND Ground****Pin Configurations****28-Pin Plastic DIP/SOP
Top View**

51864 02

Part Number Information

Absolute Maximum Ratings ⁽¹⁾

Symbol	Parameter	Commercial	Extended	Unit
V _{CC}	Supply Voltage	-0.5 to +7	-0.5 to +7	V
V _N	Input Voltage	-0.5 to +7	-0.5 to +7	V
V _{DQ}	Input/Output Voltage Applied	V _{CC} + 0.5	V _{CC} + 0.5	V
T _{BIAS}	Temperature Under Bias	-10 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C

NOTE:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance ⁽¹⁾ T_A = 25°C, f = 1.0MHz

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{I/O}	I/O Capacitance	V _{I/O} = 0V	8	pF

NOTE:

- This parameter is guaranteed and not tested.

Truth Table

Mode	$\overline{CE}_1$	CE ₂	$\overline{OE}$	$\overline{WE}$	I/O Operation
Standby	H	X	X	X	High Z
Standby	X	L	X	X	High Z
Output Disable	L	H	H	H	High Z
Read	L	H	L	H	D _{OUT}
Write	L	H	X	L	D _{IN}

NOTE:

X = Don't Care, L = LOW, H = HIGH

DC Electrical Characteristics(over all temperature ranges, $V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{IL}	Input LOW Voltage ^(1,2)		-0.5	—	0.8	V
V_{IH}	Input HIGH Voltage ⁽¹⁾		2.2	—	6	V
I_{IL}	Input Leakage Current	$V_{CC} = \text{Max}$, $V_{IN} = 0V \text{ to } V_{CC}$	-5	—	5	μA
I_{OL}	Output Leakage Current	$V_{CC} = \text{Max}$, $\overline{CE} = V_{IH}$, $V_{OUT} = 0V \text{ to } V_{CC}$	-5	—	5	μA
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}$, $I_{OL} = 2.1mA$	—	—	0.4	V
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}$, $I_{OH} = -1mA$	2.4	—	—	V


Symbol	Parameter	Power	Com. ⁽⁴⁾	Ext. ⁽⁴⁾	Units
I_{CC}	Operating Power Supply Current, $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$, Output Open, $V_{CC} = \text{Max.}$, $f = 0$	READ L	5	8	mA
		LL	4	6	
		WRITE L	50	60	
		LL	40	50	
I_{CC1}	Average Operating Current, $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$, Output Open $V_{CC} = \text{Max.}$, $f = f_{MAX}^{(3)}$		60	80	mA
I_{SB}	TTL Standby Current $\overline{CE}_1 \geq V_{IH}$, $CE_2 \leq V_{IL}$, $V_{CC} = \text{Max.}$	L	5	8	mA
		LL	4	6	
I_{SB1}	CMOS Standby Current, $\overline{CE}_1 \geq V_{CC} - 0.2V$, $CE_2 \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $V_{CC} = \text{Max.}$	L	100	150	μA
		LL	20	30	

NOTES:

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- V_{IL} (Min.) = -3.0V for pulse width < 20ns.
- $f_{MAX} = 1/t_{RC}$.
- Maximum values.

AC Test Conditions

Input Pulse Levels	0 to 3V
Input Rise and Fall Times	5 ns
Timing Reference Levels	1.5V
Output Load	see below

AC Test Loads and Waveforms

* Includes scope and jig capacitance

51864 06

Key to Switching Waveforms


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE *OFF* STATE

Data Retention Characteristics


Symbol	Parameter	Power	Min.	Typ. ⁽²⁾	Max.	Units
V _{DR}	V _{CC} for Data Retention $\overline{CE}_1 \geq V_{CC} - 0.2V, CE_2 \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V, \text{ or } V_{IN} \leq 0.2V$		2.0	—	5.5	V
I _{CCDR}	Data Retention Current $\overline{CE}_1 \geq V_{DR} - 0.2V, CE_2 \leq 0.2V, V_{IN} \geq V_{CC} - 0.2V, \text{ or } V_{IN} \leq 0.2V$	Com'I	L	—	1	μA
			LL	—	0.5	
		Ext.	L	—	—	
			LL	—	—	
t _{CDR}	Chip Deselect to Data Retention Time		0	—	—	ns
t _R	Operation Recovery Time (see Retention Waveform)		t _{RC} ⁽¹⁾	—	—	ns

- NOTES:
- 1. t_{RC} = Read Cycle Time
 - 2. T_A = +25°C.

Low V_{CC} Data Retention Waveform (1) ($\overline{CE}_1$ Controlled)



Low V_{CC} Data Retention Waveform (2) (CE₂ Controlled)



AC Electrical Characteristics




(over all temperature ranges)

Read Cycle



Parameter Name	Parameter	-35		-45		-55		-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	35	—	45	—	55	—	70	—	ns
t_{AA}	Address Access Time	—	35	—	45	—	55	—	70	ns
t_{ACS1}	Chip Enable Access Time	—	35	—	45	—	55	—	70	ns
t_{ACS2}	Chip Enable Access Time	—	35	—	45	—	55	—	70	ns
t_{OE}	Output Enable to Output Valid	—	15	—	20	—	25	—	30	ns
t_{CLZ1}	Chip Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
t_{CLZ2}	Chip Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
t_{OLZ}	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	ns
t_{CHZ}	Chip Disable to Output in High Z	0	20	0	20	0	20	0	20	ns
t_{OHZ}	Output Disable to Output in High Z	0	20	0	20	0	20	0	20	ns
t_{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns

Write Cycle

Parameter Name	Parameter	-35		-45		-55		-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{WC}	Write Cycle Time	35	—	45	—	55	—	70	—	ns
t_{CW}	Chip Enable to End of Write	35	—	45	—	55	—	70	—	ns
t_{AS}	Address Setup Time	0	—	0	—	0	—	0	—	ns
t_{AW}	Address Valid to End of Write	35	—	45	—	55	—	70	—	ns
t_{WP}	Write Pulse Width	25	—	35	—	40	—	50	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t_{WHZ}	Write to Output High-Z	0	20	0	20	0	20	0	25	ns
t_{DW}	Data Valid to End of Write	25	—	25	—	25	—	30	—	ns
t_{DH}	Data Hold from Write Time	0	—	0	—	0	—	0	—	ns
t_{OW}	Output Active from End of Write	5	—	5	—	5	—	5	—	ns

*Switching Waveforms (Read Cycle)***READ CYCLE 1(1, 2)****READ CYCLE 2(1, 2, 4)****READ CYCLE 3(1, 3, 4)****NOTES:**


1. $\overline{WE} = V_{IH}$.
2. $\overline{CE}_1 = V_{IL}$ and $\overline{CE}_2 = V_{IH}$.
3. Address valid prior to or coincident with $\overline{CE}_1$ transition LOW and/or $\overline{CE}_2$ transition HIGH..
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$. This parameter is guaranteed and not 100% tested.

Switching Waveforms (Write Cycle)**WRITE CYCLE 1 ($\overline{WE}$ Controlled)⁽⁴⁾****WRITE CYCLE 2 ($\overline{CE}$ Controlled)⁽⁴⁾****NOTES:**

1. The internal write time of the memory is defined by the overlap of $\overline{CE}_1$ and CE_2 active and $\overline{WE}$ low. All signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
2. t_{WR} is measured from the earlier of $\overline{CE}_1$ or $\overline{WE}$ going HIGH, or CE_2 going LOW at the end of the write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied
4. $\overline{OE} = V_{IL}$ or V_{IH} . However it is recommended to keep $\overline{OE}$ at V_{IH} during write cycle to avoid bus contention.
5. If $\overline{CE}_1$ is LOW and CE_2 is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
6. t_{CW} is measured from $\overline{CE}_1$ going LOW or CE_2 going HIGH to the end of write.

28-Pin 600 mil Plastic DIP

Units in inches



Units in inches

