




V63C329 HIGH PERFORMANCE, LOW POWER 8K x 16 BIT CACHE CMOS STATIC RAM

Features

- Designed for 64KB and 128KB Cache Implementation
- Directly interfaces with 82385 Cache Controller
- High speed
 - Designed for 80386 Systems at 33/25/20 MHz
 - Maximum access time of 30/40/45 ns
 - Output Enable access time of 10/12/13 ns
- Access time in Burst Mode 17/22/25 ns
- High Output driveability 80 pF
- Low Power
 - Full CMOS design offers lowest standby power
 - Internal Automatic Power Down feature provides low operating current
- Supports 2-way Set Associative Cache Scheme
- WE and OE control pins
- Two CE pins for byte control
- Burst Mode Control supports 64KB and 128KB
- Multiple power buses for noise reduction
- Fully static operation
- Available in 52 pin PLCC

Package	Sym	Pin Count
Plastic LCC	J	52

PLCC PIN CONFIGURATION Top View



Description

The V63C329 is a high performance, full CMOS, 8K x 16, 128KB cache memory. This highly integrated solution is specifically designed to provide direct interface to the 80386 32-bit CPU and the 82385 Cache Controller. The V63C329 provides compatible signal interfaces and a highly integrated solution for 64K and128K byte cache schemes. With 128K bit memory density and built-in Burst Mode control, four V63C329 chips can be configured in parallel as a 16K X 32 memory to provide 64K bytes of Cache memory. Eight V63C329 chips organized as two banks of 16K x 32 provides 128K bytes of Cache. The Cache RAM works with 80386 systems running at speeds of 33, 25 and 20 MHz.

The V63C329 provides several distinct features such as fast output enable access, short data setup time in WRITE operation, fast Burst Mode operation, and built-in transparent address latches.



Speed Selection Guide

80386 Speed	V63C329 Speed
20 MHz	01
25 M Hz	02
33 MHz	03



Functional Block Diagram




Figure 1

Functional Description

The 8K x 16 Cache Memory consists of two 8K x 8 SRAMs which function as an 8K x 16 Cache. The operation of the V63C329 is controlled by the BM, WE, OE, and CE pins as shown in the Truth Table below.

Four V63C329 chips may be used in parallel to provide 64K bytes of Cache operating up to 33 MHz for the Intel 82385, with double word, word, and byte transfers controlled by the Chip Enable, CE0 and CE1 pairs. The four chips can be configured as either a 16K x 32 direct mapped Cache or an 8K x 32 two-way set associative Cache. Two banks of 16K x 32 can provide 128K bytes of cache using the BM pins to provide bank decoding.

Truth Table

ВМ	CE0	CE1	ŌĒ	WE	Operation
L	Н	Н	х	х	Standby, All Outputs High-Z
L	Х	Х	Н	Н	All Outputs High-Z
L	اد	Ι	ا ا	Н	Read low byte
L	L	Н	Х	L	Write low byte
L	Н	L	L	Н	Read high byte
L	Н	L	Х	L	Write high byte
L	L	L	L	Н	Read word
L	L	اــ	Х	L	Write word
Н	X	Х	X	Х	No operation, all outputs High-Z

The V63C329 can interface directly with the 80386/82385 system without the use of external data latches and tranceivers. The ALEN signal is used to latch the A0 through A11 address signals into the chip. Address A12 is not latched with ALEN, allowing it to be used as the unlatched least significant bit in 64K and 128K byte cache systems.

The Burst Mode pin (\overline{BM}) is gated with the \overline{WE} and \overline{OE} signals internally to provide very high speed read access and write data operations.

The V63C329 has been designed with multiple VSS and VDD pins to improve the noise immunity of the chip. All VSS and VDD pins should be connected to the appropriate ground or power plane.

Pin Description

A ₀ -A ₁₂	Addresses				
DQ ₀ -DQ ₁₅	Data Inputs/Outputs				
ALEN	Address Latch Enable				
ВМ	Burst Mode Control				
CE ₀ , CE ₁	Chip Enables				
ŌĒ	Output Enable				
WE	Write Enable				
V _{DD}	+5V Power				
V _{ss}	Ground				



Absolute Maximum Ratings (1)

Symbol	Parameter	Rating	Unit
V _{DD}	Supply Voltage	−0.5* to +7.0	٧
V _T	Terminal Voltage with Respect to V _{SS}	-0.5* to V _{DD} +0.5	V
P _D	Power Dissipation 100% Duty Cycle	2.0	W
t _{OPR}	Operating Temperature	-10 to +85	°C
t _{STG}	Storage Temperature	-65 to +150	°C

^{* -3.5}V for 20 ns pulse.

NOTE: 1. Operation above absolute maximum rating can affect device reliability.

Capacitance (1)

 $T_A = 25^{\circ}C$, f = 1MHz

Symbol	Parameter	Conditions	Тур.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	_	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	_	8	pF

NOTE: 1. These parameters are sampled and not 100% tested.

Recommended DC and Operating Characteristics (1)

 T_A = 0°C to 70°C, V_{DD} = 5.0V \pm 5%, V_{SS} = 0V, unless otherwise noted.

Parameter	Symbol	Min.	Max.	Units	Test Condition
Supply Voltage	V _{DD}	4.75	5.25	V	
Supply Voltage	V _{ss}	0.0	0.0	٧	
Input High Voltage	V _{IH}	2.2	V _{DD} +.3	٧	
Input Low Voltage	V _{IL}	-0.5*	+0.8	٧	
Input Leakage Current	I _{LI}	-10	10	μΑ	$V_{DD} = 5.25V$, $V_{IN} = V_{SS}$ to V_{DD}
Output Leakage Current	I _{LO}	-10	10	μΑ	$\overline{CE}_0 = V_{IH}, \overline{CE}_1 = V_{IH}$
					$V_{OUT} = V_{SS}$ to V_{DD}
Dynamic Operating Current	l _{cc}		275	mA	$\overline{CE}_0 = V_{IL}, \overline{CE}_1 = V_{IL}, \overline{BM} = V_{IL}$ Outputs Open
					100% Duty Cycle, 60 ns Cycle Time
Standby Current	I _{SB1}		12	mA	$\overline{CE}_0 = V_{IH}, \overline{CE}_1 = V_{IH}$
CMOS Standby Current	I _{SB2}		6	mA	$\overline{CE}_0 \& \overline{CE}_1 \ge V_{DD}^-0.2V, V_{IN} \ge V_{DD}^-0.2V$
					or $V_{IN} \le V_{SS} + 0.2V$
					Active Outputs Open (Note 2)
Output Low Voltage	V _{OL}		0.4	V	I _{OL} = 4.0 mA
Output High Voltage	V _{OH}	2.4		V	I _{OH} = -1.0 mA


^{* -3.5}V for 20 ns pulse.

NOTE: 1. Measurement based on AC operating conditions of 33 MHz 82385.

2. All inputs should be in the DC condition.




Normalized Current vs. Duty Cycle



AC Test Loads

Signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0.0V to 3.0V, output loading as shown in the diagrams below.



*Value Includes Scope and Jig Capacitance
Figure 2. Output Load

AC Test Conditions (Applies to READ and WRITE Cycle Timing)

Input Pulse High Level	V _{IH} = 3.0V
Input Pulse Low Level	V _{IL} = 0.0V
Input Rise Time	t _R = 3 ns
Input Fall Time	t _F = 3 ns
Input and Output Reference Level	1.5V
Output Load	C _L = 80pF, 1 TTL
V _{DD}	5V ± 5%
T _A	0° to +70°C



AC Characteristics

At recommended operating conditions, unless otherwise noted.

Read Cycle (4)


18181		0	1	0:	2	0	3		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
t _{RC}	Read Cycle Time	45	_	40	_	30		ns	1
t _{AA}	Address Access Time / ALEN Access Time A ₀ - A ₁₁	_	45	_	40	_	30	ns	
t _{AA12}	Address Access Time A ₁₂		25	_	22	_	17	ns	
t _{ACS}	Chip Select Access Time	_	45	_	40	_	30	ns	
t _{OE}	Output Enable to Output Valid	_	13	_	12		10	ns	
t _{BMR}	Burst Mode Low to Output Valid	_	25	_	20	_	15	ns	
t _{OH}	Output Hold from Address Change	5	_	5	_	5		ns	
t _{LZ}	Chip Select to Output in Low-Z	3		3	_	3	_	ns	2, 3
t _{OLZ}	Output Enable to Output in Low-Z	0		0	_	0	_	ns	2, 3
t _{HZ}	Chip Disable to Output in High-Z		30		25	-	15	ns	2, 3
t _{OHZ}	Output Disable to Output in High-Z		10		7	_	7	ns	2, 3
t _{AP}	Address Latch Enable Pulse Width	15	_	10	_	8	_	ns	
t _{ASLL}	Address Setup to Latch Low	8	_	6		4	_	ns	
t _{AHLL}	Address Hold to Latch Low	5		5	_	5		ns	

NOTES:


- 1. All Read Cycle timings are referenced from last valid address to the first transitioning address.
- 2. This parameter is sampled and not 100% tested.
- 3. Transition is measured \pm 500mV from low or high voltage with load (see figure 2).
- 4. WE is High for read cycle.




Timing Waveforms of Read Cycle No. 1 (Address Controlled) (4)



Timing Waveforms of Read Cycle No. 2 (ALEN Controlled) (4)



Timing Waveforms of Read Cycle No. 3 (Chip Enable Controlled) (4)





AC Characteristics (continued)

At recommended operating conditions, unless otherwise noted.


Write Cycle (1, 4, 5, 6)

		()1	0	2	0	3	-	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
t _{wc}	Write Cycle Time	45		40	_	30	_	ns	
t _{AW}	Address Valid to End of Write A ₀ -A ₁₁	45	_	35	_	30	_	ns	
t _{AW12}	Address Valid to End of Write A ₁₂	25	_	20	_	17	_	ns	
t _{BMW}	Burst Mode to End of Write	25		20	_	15		ns	
t _{cw}	Chip Select to End of Write	30		25		18	_	ns	
t _{DW}	Data Valid to End of Write	12		12		10		ns	
t _{WP}	Write Pulse Width	20		20	— —	18	_	ns	
t _{DH}	Data Hold Time	2	_	2	_	2	_	ns	
t _{AS}	Address Setup Time	5		3	_	2	_	ns	
t _{ws}	Write Recovery Time	2		2	_	2	_	ns	
t _{LZ}	Chip Enable to Output in Low-Z	5	_	5	_	5	_	ns	2, 3
t _{AP}	Address Latch Enable Pulse Width	10	_	8	_	8	_	ns	
t _{ASLL}	Address Setup to Latch Low	6	_	4		4	_	ns	
t _{AHLL}	Address Hold to Latch Low	5	_	5	_	5	_	ns	

NOTES:


- 1. A write occurs during the overlap of low \overline{CE} , low \overline{BM} , and low \overline{WE} .
- 2. This parameter is sampled and not 100% tested.
- 3. Transition is measured \pm 500mV from low or high voltage with load (see Figure 2).
- 4. WE must be high during address transition.
- 5. If \overline{OE} is high, I/O pins remain in an high impedance state.
- 6. $\overline{\text{CE}}$ must remain static during the Write Cycle, i.e. when $\overline{\text{WE}}$ is low. The Write Cycle can only be controlled by the $\overline{\text{WE}}$ and $\overline{\text{BM}}$ pulse.

Timing Waveforms of Write Cycle No. 1 (WE Controlled) (1, 4, 5)







Timing Waveforms of Write Cycle No. 2 (BM Controlled) (1, 4, 5)



52 Pin PLCC - J

Dimension	Inches	Millimeters	
Α	.760 max.	19.30 max.	
В	.045	1.14	
С	.05.0 typ.	1.27 typ.	
D	.017 typ.	.43 typ.	
E	.730 max.	18.54 max.	
F	.026/.032	.66/.81	
G	.180 max.	4.57	
Н	.098 nom.	2.49	
J	.795	20.19	
К	.055 nom.	1.40	
L	.030/0.45	.76/1.14	





(ADJUSTED VIEW)

V63C329 Rev. 01 © Copyright 1989, Vitelic Corporation

9/89 Printed in the U.S.A.

The information in this document is subject to change without notice.

VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of VITELIC.

VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental damages arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing approprate to such applications.

VITELIC 3910 N. First Street, San Jose, CA 95134-1501 Phone: (408) 433-6000 Fax: (408) 433-0952 Telex: 371-9461

014459 & _ &