

VG-200A CMOS V40™ MULTI-FUNCTION PERIPHERAL CHIP

February 1988

Features

Keyboard logic
Printer port

☐ Bus controller logic

☐ Speaker logic

☐ IBM configuration registers (8255)

☐ Parity logic including parity generator for on-board RAM

DAIVI

☐ 1.5 micron CMOS technology

☐ 64-pin shrink DIP package (optional flatpack)

Description

The VG-200A integrates the printer port, keyboard controller, speaker logic, IBM configuration registers, and both CPU and DMA bus controller logic. When used with the companion VG-100A and NEC's V40 microprocessor, a functionally compatible PC can be integrated by using just these three chips plus minimal glue logic.

Pin Description

Symbol	Function
TGATE	Active high enable signal to V40 timer channel 2.
SD0-SD7	System data bus inputs. CMOS.
SAO, SA1	System address inputs. TTL.
IRQ1	Keyboard interrupt; should be connected to Interrupt Channel 1 of V40. A high on this pin causes an interrupt.
IRQ7	Printer interrupt; should be connected to Interrupt Channel 7 of V40. Output is through a three-state driver. A high on this pin causes an interrupt.
SPEAKER	Active high speaker outputs. Must be buffered.
<u>іоснк</u>	Input to the parity logic from the expansion memory. TTL input with internal pull-up. A low on this pin indicates a parity error.
PARIN	TTL output signal from the parity RAM. If parity is not being used this pin should be tied to PAROUT.
IORD	Active low. CMOS I/O read control from the V40.
IOWR	Active low. CMOS I/O write control from the V40.
MERROR	Parity error output to VG-100A. A high indicates a parity error in either the on-board or expansion RAM.
PAROUT	Parity RAM input signal. During a memory write cycle, PAROUT will <u>be</u> written into the parity RAM on the falling edge of CAS. Output level is generated by the internal parity generator.
INTD/EXTD	Indicates the position of the floppy disk controller; a low means the FDC is on the expansion bus, while a high (or open) indicates the local bus. This is a CMOS input with an internal pull-up.

Symbol	Function		·		
FDCCS	INTD/EXTD is open. When I driven by the Select (low tr used by the b	low, this NTD/EXTI result of rue) and F ruffer con th AEN, 10	th INTD/EXTD pin. When pin should be tied high or left bis high, this input should be an AND'ing between FDC Chip DC DACK (low true). FDCCS is trol logic, and qualified RD, and IOWR. It is a TTL input of.		
BOFF	Except when a high on BUF hardware, such	AEN is hid FON. This th as a re t if unuse	o the buffer control logic. gh, a low on this pin produces input can be used if additional al-time clock, is added to the d it can be left open. It is a TTL -up.		
MEM (Note 1)	should be dec	oded to a	ne buffer control logic, and ct as an on-board memory only when the DRAM present ssed.		
BUFDIR	DMA data cyc direction pin o control logic v	les, and s on the exp will adapt	direction for both CPU and hould be connected to the pansion bus data buffer. The to the amount of memory on cation of the floppy disk		
BUFOFF	BUFOFF output any of the follow 00-0F, 20-2F, 40	it of the V owing 1/0 0-4F, 60-6	hould be connected to the G-100A. Signal goes high when hex address are accessed: F, 72, 73, 80-8F, A0-AF, C0-CF, to F0000-FFFFF will also force		
SW2	A high indicate installed; a low with internal p	v indicate	e 8087 co-processor chip is s that it is not. CMOS input		
SYSASTB	Active high TT V40 ASTB and		he result of the OR'ing of the ASTB.		
AEN	A high on this TTL input indicates that there is a DMA address on the bus. Signal can be created by NAND'ing the V40 DACK signals together with the REFRO.				
SW5, SW6	Indicates the ty CMOS inputs w SW6 L L H	ype of dis vith intern SW5 L H L	play adapter being used. al pull-ups. Type Reserved CGA 320 x 200 CGA 640 x 200 Monochrome 80 x 25		
RESET	Active high TTL	_ input. L	ow = run; high = reset.		

Note:

(1) If three banks of 256K (or one bank of 1M) DRAMs are located on the local bus, caution must be used when decoding MEM. The standard PC display adapter resides in B0000-BFFFF and the EGA adapter starts at A0000. Therefore, decoding for MEM must insure that it is high when the display adapter is addressed. If 1M DRAMs are used, care must be taken to avoid bus conflicts above C0000 as well. If less than 640K of memory is present on the local bus, MEM must be active for only the amount of memory present.




Symbel	Function					
GND	System grou	nd.				
SW7, SW8	Sets the num inputs with it SW8		oy disk drives installed. CMOS -ups. Number			
	L	Ĺ	1			
	L H	H L	2 3			
	H	H	4			
REFRO	Refresh requ	est from V4	0. CMOS input.			
BS1	Bus status fr	om V40. CN	NOS input.			
BUFEN	Buffer enable	control fro	om the V40. CMOS input.			
DATO-DAT7	Printer port	data output	S.			
ERROR (Note 2)	A low on this	s pin indical	tes a printer error.			
SEL (Note 2)	A high mean	s that the p	rinter has been selected.			
BUSY (Note 2)	A high indica ready for da		e printer is busy and not			
PE (Note 2)	A high mean	s that the p	orinter is out of paper.			
ACK (Note 2)	A low indica	tes that the	character has been received.			
STROBE	Positive goir printer. Show	Positive going pulse which strobes data into the printer. Should be inverted once.				
AUTOFD	A high enables a line feed after each line of data is printed. Should be inverted once.					
INIT	A high reset	s the printe	r. Should be inverted once.			
SELECT	A high selec	ts the printe	er. Should be inverted once.			
KEYCLKIN	Keyboard clock signal used to clock data into the internal shift register of the VG-200A. This TTL input should be buffered with a Schmitt-triggered input device; if an XX14 is used, an additional inverter must follow the XX14 to maintain proper polarity.					
KEYDAT	Keyboard bidirectional serial data. TTL input with internal pull-up.					
PRTCS	Printer port chip select input. Active low TTL input with internal pull-up.					
PPICS	Chip select input for 8255 logic, including keyboard controller and configuration register. Active low TTL input with internal pull-up.					
T20UT	V40 timer c	hannel 2 cl	lock output.			
MRD	V40 memor	y read conti	rol. CMOS input.			
BUFON	the expansi buffer wher FDCCS, PRT whenever to logic adapt bus and the	on bus data BUFOFF (V CS, PPICS, he local RAI s to the amo	connected to the enable pin of a buffer. It will disable the /G-100A) goes high; when or BOFF inputs go low; or M is accessed. This control ount of memory on the system f the floppy disk controller, and ether during a CPU or a DMA			

Symbol	Function
KCLKOUT	Output control for keyboard clock. Should be connected to the keyboard connector through an XX05 (open collector).
V _{CC}	+5 V power supply.

Note:


(2) These five signals are printer status inputs. All are TTL inputs with internal pull-up resistors.

Pin Configuration





Block Diagram





Absolute Maximum Ratings

TA = 25°C

Power supply voltage	-0.5 to +7 V
Input voltage	-0.5 to (V _{CC} + 0.5) V
Output current	20 mA
Operating temperature range	-40 to +85°C
Storage temperature range	-65 to +150°C

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

DC Characteristics

CMOS interface levels: V_{CC} = 5.0 V \pm 10%; T_{opt} = -40 to +85 °C TTL interface levels: V_{CC} = 5.0 V \pm 5%; T_{opt} = 0 to +70 °C

			Limits		Test		
Parameter	Symbol	Min	Тур	Max	Unit		
Quiescent current	I _Q		0.1	200	μΑ	V _{IN} = V _{CC} or GND	
Off-state output leakage current	OLK			10	μΑ	$V_0 = V_{CC}$ or GND	
Operating current	Icc		3		μΑ	1 MHz/cell	
Input current	IN		10-5	10	μΑ	V _{IN} = V _{CC} or GND	
Low-level output current (Note 1)	lor	4 4.3	11		mA mA	CMOS TTL	
High-level output current (Note 2)	I _{ОН}	4 4.3	7		mA mA	CMOS TTL	
Low-level output voltage	V _{OL}			0.1	٧	$l_0 = 0 \text{ mA}$	
High-level output voltage	V _{OH}	V _{CC} - 0.1			٧	$I_0 = 0 \text{ mA}$	

Notes:

(1) $V_{OL} = 0.4 V$.

(2) $V_{OL} = V_{CC} - 0.4 V$.

AC Characteristics

CMOS interface levels: V_{CC} = 5.0 V \pm 10%; T_{opt} = -40 to +85°C TTL interface levels: V_{CC} =5.0 V \pm 5%; T_{opt} = 0 to +70°C

	Limits				_	Test	
Parameter	Symbol	Min Typ		Max	Unit	Conditions	
Toggle frequency	f _{clk}	70 75			MHz MHz	CMOS TTL	
Internal gate delay time	t _{PD}		1.4		ns	F/0 = 3; L = 3 mm	
Input buffer delay time	t _{PD}		2.0	-	ns	F/0 = 3; L = 3 mm	
Output buffer delay time	t _{PD}		4.5		ns	C _L = 15 pF	
Output rise time	t _r		3.5		ns	C _L = 15 pF	
Output fall time	t _f	-	2.5		ns	C _L =15 pF	

Recommended Operating Conditions

		When in	nits Iterfacing CMOS:	When interfacing with TTL:		
Parameter	Symbol	Min	Max	Min	Max	Unit
Power supply voltage	V _{CC}	4.5	5.5	4.75	5.25	٧
Operating temperature	T _{opt}	-40	+85	0	+70	°C
Low-level input voltage	V _{IL}	0	0.3 V _{CC}	0	0.8	٧
High-level input voltage	V _{IH}	0.7 V _{CC}	V _{CC}	2.0	V _{CC}	٧
Positive Schmitt trigger voltage	V _P	2.2	3.6	1.3	2.2	٧
Negative Schmitt trigger voltage	V _N	0.9	2.8	0.7	1.7	٧
Hysteresis	VΗ	0.3	1.5	0.3	1.5	٧
Rise/fall time	t _r /t _f	0	10	0	10	ns

Timing Characteristics

		Limits		
Parameter	Symbol	Min	Max	Unit
SYSASTB1 to BUFDIR	t ₁	12	29	ns
BUFEN↓ to BUFON↓	t ₂	4	24	ns
BUFENT to BUFONT	t3	4	24	ns
PPICS/PRTCS setup to IOWR	t ₄		25	ns
PPICS/PRTCS hold from IOWR1	t ₅		25	ns
SD0-SD7 setup to IOWR 1	t ₆	20		ns
SD0-SD7 hold from IOWR	t ₇	20		ns
IOWR1 to outputs	t ₈	9	39	ns
IOWR1 to IRQ1↓	tg	7	42	ns
KCLKOUT cleared from IOWR1	t ₁₀	9	39	ns
KEYDAT cleared from IOWR1	t ₁₁	8	46	ns
PPICS/PRTCS to SD0-SD7	t ₁₂	6	35	ns
PPICS/PRTCS setup to ORD	t ₁₃	15		ns
IORD↓ to SD0-SD7	t ₁₄	5	24	ns
Printer status to SD0-SD7	t ₁₅	6	32	ns
SD0-SD7 hold from IORD 1	t ₁₆	6	26	ns
Setup↓ to BUFEN↓	t ₁₇	25		ns
Hold† from BUFEN†	t ₁₈	10		ns
BUFON↓ from IORD/IOWR↓	t ₁₉	9	46	ns
BOFF↑ setup to BUFEN↓	t ₂₀	20		ns
BOFF hold from BUFEN 1	t ₂₁	10		ns
BS1 setup to SYSASTB	t ₂₂	15		ns
BS1 hold from SYSASTB	t ₂₃	10		ns
BUFDIR from SYSASTB1	t ₂₄	12	29	ns
BUFDIR from AEN	t ₂₅	11	31	ns
BUFDIR from AEN↓	t ₂₆	11	31	ns




Timing Characteristics (cont)

		Lin		
Parameter	Symbol	Min	Max	Unit
AENT to BUFON	t ₂₇	4	25	ns
SD0-SD7 setup to MRD/MWR	t ₂₈	35		ns
SDO-SD7 hold from MRD/MWR	†29	10		ns
PIN setup to MRD1	t30	35		ns
PIN hold from MRD/MWR	t ₃₁	10		ns
SD-SD7 to PAROUT	t32	5	26	ns
MERROR from MRD1	t33	6	30	ns
IOCHK ↓ to MERROR↑	t ₃₄	4	24	ns
KEYDAT setup to KCLKIN1	t ₃₅	25		ns
KEYDAT hold from KCLKINT	t36	25		ns
IRQ1 from KCLKIN1	t ₃₇	5	28	ns
Delay SYSASTB	t ₃₈		20	ns


Timing Waveforms
















Outputs from I/O Write













BUFON Timing for Memory






AEN and FDCCS Timing






Internal Parity Error Timing




IO CLK Timing






Keyboard Port Timing



SYSASTB Timing






Applications Information

The following figure is an actual size representation of a fully functional IBM PC-compatible computer, built using the NEC V40 microprocessor and the Vadem VG-100A and VG-200A.


Typical Application





Physical Dimensions

64-Pin Plastic Shrink DIP (750 mil)





Notes:



VADEM

1885 Lundy Avenue, Suite 201 San Jose, CA 95131 U.S.A. Telephone (408) 943-9301 Telex: 887-591 (VADEM SNTA UD)

Fax: (408) 943-9735

5 1988 Vadem/Printed in U.S.A.

Notice

Vadem reserves the right to make changes in the device specifications identified in this publication without notice. Vadem advises its customers to obtain the latest version of these specifications before ordering, to verify that the information they are using is correct.

In the absence of written agreement to the contrary, Vadem assumes no liability for Vadem application assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does Vadem warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, or any other intellectual property right of Vadem's covering or relating to any combination, machine, or process in which each semiconductor devices might be or are used.

IBM and PC are registered trademarks of International Business Machines Corporation.

NEC is a registered trademark of NEC Electronics Inc. V40 is a trademark of NEC Electronics Inc.

VG-100A and VG-200A are trademarks of Vadem Inc.

028825K

ما١