



VG-200A CMOS V40™ MULTI-FUNCTION PERIPHERAL CHIP

February 1988

Features

- Keyboard logic
- Printer port
- Bus controller logic
- Speaker logic
- IBM configuration registers (8255)
- Parity logic including parity generator for on-board RAM
- 1.5 micron CMOS technology
- 64-pin shrink DIP package (optional flatpack)

Description

The VG-200A integrates the printer port, keyboard controller, speaker logic, IBM configuration registers, and both CPU and DMA bus controller logic. When used with the companion VG-100A and NEC's V40 microprocessor, a functionally compatible PC can be integrated by using just these three chips plus minimal glue logic.

Pin Description

Symbol	Function
TGATE	Active high enable signal to V40 timer channel 2.
SD0-SD7	System data bus inputs. CMOS.
SA0, SA1	System address inputs. TTL.
IRQ1	Keyboard interrupt; should be connected to Interrupt Channel 1 of V40. A high on this pin causes an interrupt.
IRQ7	Printer interrupt; should be connected to Interrupt Channel 7 of V40. Output is through a three-state driver. A high on this pin causes an interrupt.
SPEAKER	Active high speaker outputs. Must be buffered.
I ₀ CHK	Input to the parity logic from the expansion memory. TTL input with internal pull-up. A low on this pin indicates a parity error.
PARIN	TTL output signal from the parity RAM. If parity is not being used this pin should be tied to PAROUT.
I ₀ RD	Active low. CMOS I/O read control from the V40.
I ₀ WR	Active low. CMOS I/O write control from the V40.
MERROR	Parity error output to VG-100A. A high indicates a parity error in either the on-board or expansion RAM.
PAROUT	Parity RAM input signal. During a memory write cycle, PAROUT will be written into the parity RAM on the falling edge of CAS. Output level is generated by the internal parity generator.
INTD/EXTD	Indicates the position of the floppy disk controller; a low means the FDC is on the expansion bus, while a high (or open) indicates the local bus. This is a CMOS input with an internal pull-up.

Symbol	Function															
FDCCS	Used in conjunction with INTD/EXTD pin. When INTD/EXTD is low, this pin should be tied high or left open. When INTD/EXTD is high, this input should be driven by the result of an AND'ing between FDC Chip Select (low true) and FDC DACK (low true). FDCCS is used by the buffer control logic, and qualified internally with AEN, IORD, and IOWR. It is a TTL input with an internal pull-up.															
BOFF	This is an extra input to the buffer control logic. Except when AEN is high, a low on this pin produces a high on BUFON. This input can be used if additional hardware, such as a real-time clock, is added to the local bus, and if unused it can be left open. It is a TTL input with internal pull-up.															
MEM (Note 1)	This is a TTL input to the buffer control logic, and should be decoded to act as an on-board memory chip select, going low only when the DRAM present on the local bus is accessed.															
BUFDIR	This signal controls the direction for both CPU and DMA data cycles, and should be connected to the direction pin on the expansion bus data buffer. The control logic will adapt to the amount of memory on the local bus and the location of the floppy disk controller.															
BUFOFF	This active high input should be connected to the BUFOFF output of the VG-100A. Signal goes high when any of the following I/O hex address are accessed: 00-0F, 20-2F, 40-4F, 60-6F, 72, 73, 80-8F, A0-AF, C0-CF, or E0-EF. A CPU access to F0000-FFFF will also force BUFOFF high.															
SW2	A high indicates that the 8087 co-processor chip is installed; a low indicates that it is not. CMOS input with internal pull-up.															
SYSASTB	Active high TTL input. The result of the OR'ing of the V40 ASTB and the 8087 ASTB.															
AEN	A high on this TTL input indicates that there is a DMA address on the bus. Signal can be created by NAND'ing the V40 DACK signals together with the REFRQ.															
SW5, SW6	Indicates the type of display adapter being used. CMOS inputs with internal pull-ups. <table><tr><td>SW6</td><td>SW5</td><td>Type</td></tr><tr><td>L</td><td>L</td><td>Reserved</td></tr><tr><td>L</td><td>H</td><td>CGA 320 x 200</td></tr><tr><td>H</td><td>L</td><td>CGA 640 x 200</td></tr><tr><td>H</td><td>H</td><td>Monochrome 80 x 25</td></tr></table>	SW6	SW5	Type	L	L	Reserved	L	H	CGA 320 x 200	H	L	CGA 640 x 200	H	H	Monochrome 80 x 25
SW6	SW5	Type														
L	L	Reserved														
L	H	CGA 320 x 200														
H	L	CGA 640 x 200														
H	H	Monochrome 80 x 25														
RESET	Active high TTL input. Low = run; high = reset.															

Note:

- (1) If three banks of 256K (or one bank of 1M) DRAMs are located on the local bus, caution must be used when decoding MEM. The standard PC display adapter resides in B0000-BFFFF and the EGA adapter starts at A0000. Therefore, decoding for MEM must insure that it is high when the display adapter is addressed. If 1M DRAMs are used, care must be taken to avoid bus conflicts above C0000 as well. If less than 640K of memory is present on the local bus, MEM must be active for only the amount of memory present.




Symbol	Function	
GND	System ground.	
SW7, SW8	Sets the number of floppy disk drives installed. CMOS inputs with internal pull-ups.	
SW8	SW7	Number
L	L	1
L	H	2
H	L	3
H	H	4
REFRQ	Refresh request from V40. CMOS input.	
BS1	Bus status from V40. CMOS input.	
BUFEN	Buffer enable control from the V40. CMOS input.	
DAT0-DAT7	Printer port data outputs.	
ERROR (Note 2)	A low on this pin indicates a printer error.	
SEL (Note 2)	A high means that the printer has been selected.	
BUSY (Note 2)	A high indicates that the printer is busy and not ready for data.	
PE (Note 2)	A high means that the printer is out of paper.	
ACK (Note 2)	A low indicates that the character has been received.	
STROBE	Positive going pulse which strobes data into the printer. Should be inverted once.	
AUTOFD	A high enables a line feed after each line of data is printed. Should be inverted once.	
INIT	A high resets the printer. Should be inverted once.	
SELECT	A high selects the printer. Should be inverted once.	
KEYCLKIN	Keyboard clock signal used to clock data into the internal shift register of the VG-200A. This TTL input should be buffered with a Schmitt-triggered input device; if an XX14 is used, an additional inverter must follow the XX14 to maintain proper polarity.	
KEYDAT	Keyboard bidirectional serial data. TTL input with internal pull-up.	
PRTCS	Printer port chip select input. Active low TTL input with internal pull-up.	
PPICS	Chip select input for 8255 logic, including keyboard controller and configuration register. Active low TTL input with internal pull-up.	
T2OUT	V40 timer channel 2 clock output.	
MRD	V40 memory read control. CMOS input.	
BUFON	This output should be connected to the enable pin of the expansion bus data buffer. It will disable the buffer when BUFOFF (VG-100A) goes high; when FDCCS, PRTCS, PPICS, or BOFF inputs go low; or whenever the local RAM is accessed. This control logic adapts to the amount of memory on the system bus and the location of the floppy disk controller, and functions the same whether during a CPU or a DMA cycle.	

Symbol	Function
KCLKOUT	Output control for keyboard clock. Should be connected to the keyboard connector through an XX05 (open collector).
VCC	+5 V power supply.

Note:


(2) These five signals are printer status inputs. All are TTL inputs with internal pull-up resistors.

Pin Configuration





Block Diagram





Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$

Power supply voltage	-0.5 to +7 V
Input voltage	-0.5 to ($V_{CC} + 0.5$) V
Output current	20 mA
Operating temperature range	-40 to +85°C
Storage temperature range	-65 to +150°C

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

DC Characteristics

CMOS interface levels: $V_{CC} = 5.0\text{ V} \pm 10\%$; $T_{opt} = -40$ to $+85^\circ\text{C}$

TTL interface levels: $V_{CC} = 5.0\text{ V} \pm 5\%$; $T_{opt} = 0$ to $+70^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Quiescent current	I_Q		0.1	200	μA	$V_{IN} = V_{CC}$ or GND
Off-state output leakage current	I_{OLK}			10	μA	$V_O = V_{CC}$ or GND
Operating current	I_{CC}		3		μA	1 MHz/cell
Input current	I_{IN}		10^{-5}	10	μA	$V_{IN} = V_{CC}$ or GND
Low-level output current (Note 1)	I_{OL}	4	11		mA	CMOS
		4.3				TTL
High-level output current (Note 2)	I_{OH}	4	7		mA	CMOS
		4.3				TTL
Low-level output voltage	V_{OL}			0.1	V	$I_O = 0\text{ mA}$
High-level output voltage	V_{OH}	V_{CC}		-0.1	V	$I_O = 0\text{ mA}$

Notes:

(1) $V_{OL} = 0.4\text{ V}$.

(2) $V_{OL} = V_{CC} - 0.4\text{ V}$.

AC Characteristics

CMOS interface levels: $V_{CC} = 5.0\text{ V} \pm 10\%$; $T_{opt} = -40$ to $+85^\circ\text{C}$

TTL interface levels: $V_{CC} = 5.0\text{ V} \pm 5\%$; $T_{opt} = 0$ to $+70^\circ\text{C}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Toggle frequency	f_{clk}	70		75	MHz	CMOS TTL
Internal gate delay time	t_{PD}		1.4		ns	$F/O = 3$; $L = 3\text{ mm}$
Input buffer delay time	t_{PD}		2.0		ns	$F/O = 3$; $L = 3\text{ mm}$
Output buffer delay time	t_{PD}		4.5		ns	$C_L = 15\text{ pF}$
Output rise time	t_r		3.5		ns	$C_L = 15\text{ pF}$
Output fall time	t_f		2.5		ns	$C_L = 15\text{ pF}$

Recommended Operating Conditions


Parameter	Symbol	Limits		When interfacing with TTL:		Unit
		Min	Max	Min	Max	
Power supply voltage	V_{CC}	4.5	5.5	4.75	5.25	V
Operating temperature	T_{opt}	-40	+85	0	+70	°C
Low-level input voltage	V_{IL}	0	$0.3 V_{CC}$	0	0.8	V
High-level input voltage	V_{IH}	$0.7 V_{CC}$	V_{CC}	2.0	V_{CC}	V
Positive Schmitt trigger voltage	V_P	2.2	3.6	1.3	2.2	V
Negative Schmitt trigger voltage	V_N	0.9	2.8	0.7	1.7	V
Hysteresis	V_H	0.3	1.5	0.3	1.5	V
Rise/fall time	t_r/t_f	0	10	0	10	ns

Timing Characteristics

Parameter	Symbol	Limits		Unit
		Min	Max	
SYSASTB \uparrow to BUFDIR	t_1	12	29	ns
BUFEN \downarrow to BUFON \downarrow	t_2	4	24	ns
BUFEN \uparrow to BUFON \uparrow	t_3	4	24	ns
PPICS/PRTCS setup to IOWR \downarrow	t_4		25	ns
PPICS/PRTCS hold from IOWR \uparrow	t_5		25	ns
SD0-SD7 setup to IOWR \uparrow	t_6	20		ns
SD0-SD7 hold from IOWR \uparrow	t_7	20		ns
IOWR \uparrow to outputs	t_8	9	39	ns
IOWR \uparrow to IRQ1 \downarrow	t_9	7	42	ns
KCLKOUT cleared from IOWR \uparrow	t_{10}	9	39	ns
KEYDAT cleared from IOWR \uparrow	t_{11}	8	46	ns
PPICS/PRTCS \downarrow to SD0-SD7	t_{12}	6	35	ns
PPICS/PRTCS \downarrow setup to IORD \downarrow	t_{13}	15		ns
IORD \downarrow to SD0-SD7	t_{14}	5	24	ns
Printer status to SD0-SD7	t_{15}	6	32	ns
SD0-SD7 hold from IORD \uparrow	t_{16}	6	26	ns
Setup \downarrow to BUFEN \downarrow	t_{17}	25		ns
Hold \uparrow from BUFEN \uparrow	t_{18}	10		ns
BUFON \downarrow from IORD/IOWR \downarrow	t_{19}	9	46	ns
BOFF \uparrow setup to BUFEN \downarrow	t_{20}	20		ns
BOFF hold from BUFEN \uparrow	t_{21}	10		ns
BS1 setup to SYSASTB \downarrow	t_{22}	15		ns
BS1 hold from SYSASTB \downarrow	t_{23}	10		ns
BUFDIR from SYSASTB \uparrow	t_{24}	12	29	ns
BUFDIR from AEN \uparrow	t_{25}	11	31	ns
BUFDIR from AEN \downarrow	t_{26}	11	31	ns

**Timing Characteristics (cont)**


Parameter	Symbol	Limits		Unit
		Min	Max	
AEN↑ to BUFON↓	t ₂₇	4	25	ns
SD0-SD7 setup to MRD/MWR	t ₂₈	35		ns
SD0-SD7 hold from MRD/MWR	t ₂₉	10		ns
PIN setup to MRD↑	t ₃₀	35		ns
PIN hold from MRD/MWR	t ₃₁	10		ns
SD-SD7 to PAROUT	t ₃₂	5	26	ns
MERROR from MRD↑	t ₃₃	6	30	ns
IOCHK↓ to MERROR↑	t ₃₄	4	24	ns
KEYDAT setup to KCLKIN↑	t ₃₅	25		ns
KEYDAT hold from KCLKIN↑	t ₃₆	25		ns
IRQ1 from KCLKIN↑	t ₃₇	5	28	ns
Delay SYSASTB	t ₃₈		20	ns


Timing Waveforms**Write Cycle Timing**



Timing Waveforms (cont)

Read Cycle Timing




**Timing Waveforms (cont)****Outputs from I/O Write**





Timing Waveforms (cont)

I/O Read Timing



BUFON Timing for I/O




**Timing Waveforms (cont)****BUFON Timing for Memory**



Timing Waveforms (cont)


AEN and FDCCS Timing






Timing Waveforms (cont)

Internal Parity Error Timing




IO CLK Timing






Timing Waveforms (cont)

Keyboard Port Timing



SYSASTB Timing






Applications Information

The following figure is an actual size representation of a fully functional IBM PC-compatible computer, built using the NEC V40 microprocessor and the Vadem VG-100A and VG-200A.


Typical Application





Physical Dimensions

64-Pin Plastic Shrink DIP (750 mil)



83-0014948



Notes:



VADEM

1885 Lundy Avenue, Suite 201
San Jose, CA 95131 U.S.A.
Telephone (408) 943-9301
Telex: 887-591 (VADEM SNTA UD)
Fax: (408) 943-9735

© 1988 Vadem/Printed in U.S.A.

Notice

Vadem reserves the right to make changes in the device specifications identified in this publication without notice. Vadem advises its customers to obtain the latest version of these specifications before ordering, to verify that the information they are using is correct.

In the absence of written agreement to the contrary, Vadem assumes no liability for Vadem application assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does Vadem warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, or any other intellectual property right of Vadem's covering or relating to any combination, machine, or process in which each semiconductor devices might be or are used.

IBM and PC are registered trademarks of International Business Machines Corporation.

NEC is a registered trademark of NEC Electronics Inc.

V40 is a trademark of NEC Electronics Inc.

VG-100A and VG-200A are trademarks of Vadem Inc.

028825K

014384 X - X

16