

DP8406 (54F/74F632) 32-Bit Parallel Error Detection and Correction Circuit

General Description

The DP8406 device is a 32-bit parallel error detection and correction circuit (EDAC) in a 52-pin or 68-pin package. The EDAC uses a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDAC to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all LOWs or all HIGHs from memory will be

detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.


Read-modify-write (byte-control) operations can be performed by using output latch enable, $\overline{\text{LEDBO}}$, and the individual $\overline{\text{OEB}}_0$ through $\overline{\text{OEB}}_3$ byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the Data Bit and Check Bit input latches. These will determine if the failure occurred in memory or in the EDAC.

Features

- Detects and corrects single-bit errors
- Detects and flags dual-bit errors
- Built-in diagnostic capability
- Fast write and read cycle processing times
- Byte-write capability
- Guaranteed 4000V minimum ESD protection
- Fully pin and function compatible with TI's SN74ALS632A thru SN74ALS635 series

Simplified Functional Block




TL/F/9579-9

Device	Package	Byte-Write	Output
DP8406	52-Pin	yes	TRI-STATE®
DP8406	68-Pin	yes	TRI-STATE®

FAST® and TRI-STATE® are registered trademarks of National Semiconductor Corporation.

Logic Symbol




TI / F / 9579-1

Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
CB ₀ –CB ₆	Check Word Bit, Input or TRI-STATE® Output	3.5/1.083	70 μ A/–650 μ A
DB ₀ –DB ₃₁	Data Word Bit, Input or TRI-STATE Output	150/40 (33.3) 3.5/1.083 150/40 (33.3)	–3 mA/24 mA (20 mA) 70 μ A/–650 μ A –3 mA/24 mA (20 mA)
$\overline{OEB_0}$ – $\overline{OEB_3}$	Output Enable Data Bits	1.0/1.0	20 μ A/–0.6 mA
$\overline{LEDB_0}$	Output Latch Enable Data Bit	1.0/1.0	20 μ A/–0.6 mA
$\overline{OECB}$	Output Enable Check Bit	1.0/1.0	20 μ A/–0.6 mA
S ₀ , S ₁	Select Pins	1.0/1.0	20 μ A/–0.6 mA
$\overline{ERR}$	Single Error Flag	50/33.3	–1 mA/20 mA
$\overline{MERR}$	Multiple Error Flag	50/33.3	–1 mA/20 mA

Connection Diagrams


Pin Assignment for LCC and PCC 52-Pin



TL/F/9579-3

Order Number DP8406QV (74F632QC)
See NS Package Number V52A

Pin Assignment for LCC and PCC 68-Pin




NC—No internal connection

TL/F/9579-8

Order Number DP8406V (74F632VC)
See NS Package Number V68A

Connection Diagram (Continued)



Order Number DP8406D (74F632DC)
See NS Package Number D52A

TL/F/9579-2

Functional Description

MEMORY WRITE CYCLE DETAILS

During a memory write cycle, the check bits (CB_0 through CB_6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table II. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

ERROR DETECTION AND CORRECTION DETAILS

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the HIGH level.

The first case in Table III represents the normal, no-error conditions. The EDAC presents HIGHs on both flags. The next two cases of single-bit errors give a HIGH on $MERR$ and a LOW on ERR , which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal LOWs on both ERR and $MERR$, which is the interrupt indication for the CPU.

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits is correct, it is assumed that no error has occurred and both error flags will be HIGH.

TABLE I. Write Control Function

Memory Cycle	EDAC Function	Control S_1 S_0	Data I/O	DB Control OEB_n	DB Output Latch $LEDBO$	Check I/O	CB Control $OECB$	Error Flags ERR $MERR$
Write	Generate Check Word	L L	Input	H	X	Output Check Bit*	L	H H

*See Table II for details of check bit generation.

Functional Description (Continued)

TABLE II. Parity Algorithm

Check Word Bit	32-Bit Data Word																																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CB ₀	X		X	X		X					X		X	X	X			X			X		X	X	X	X		X					X
CB ₁				X		X		X		X		X		X	X	X				X		X		X	X	X	X		X	X	X	X	X
CB ₂	X		X			X	X		X			X	X			X	X		X			X	X		X			X	X				X
CB ₃			X	X	X				X	X	X				X	X			X	X	X				X	X	X					X	X
CB ₄	X	X							X	X	X	X	X	X			X	X							X	X	X	X	X	X			
CB ₅	X	X	X	X	X	X	X	X									X	X	X	X	X	X	X	X	X								
CB ₆	X	X	X	X	X	X	X	X																		X	X	X	X	X	X	X	X

The seven check bits are parity bits derived from the matrix of data bits as indicated by X for each bit.

TABLE III. Error Function

Total Number of Errors		Error Flags		Data Correction
32-Bit Data Word	7-Bit Check Word	ERR	MERR	
0	0	H	H	Not Applicable
1	0	L	H	Correction
0	1	L	H	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt

H = HIGH Voltage Level
L = LOW Voltage Level

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set LOW. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag (ERR) will be set LOW while the dual error flag (MERR) will remain HIGH.

Any 2-bit error will change the state of an even number of check bits. The 2-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set LOW when any 2-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all LOWs and all HIGHs will be detected.

As the corrected word is made available on the data I/O port (DB₀ through DB₃₁), the check word I/O port (CB₀ through CB₆) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table V for syndrome decoding.

READ-MODIFY-WRITE (BYTE CONTROL) OPERATIONS

The 'F632 device is capable of byte-write operations. The 39-bit word from memory must first be latched into the Data Bit and Check Bit input latches. This is easily accomplished by switching from the read and flag mode ($S_1 = H, S_0 = L$) to the latch input mode ($S_1 = H, S_0 = H$). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking LEDB₀ from a LOW to a HIGH.

Byte control can now be employed on the data word through the $\overline{OEB}_0$ through $\overline{OEB}_3$ controls. $\overline{OEB}_0$ controls DB₀–DB₇ (byte 0), $\overline{OEB}_1$ controls DB₈–DB₁₅ (byte 1), $\overline{OEB}_2$ controls DB₁₆–DB₂₃ (byte 2), and $\overline{OEB}_3$ controls DB₂₄–DB₃₁ (byte 3). Placing a HIGH on the byte control will disable the output and the user can modify the byte. If a LOW is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking controls S_1 and S_0 LOW. Table VI lists the read-modify-write functions.

DIAGNOSTIC OPERATIONS

The 'F632 is capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control. In the diagnostic mode ($S_1 = L, S_0 = H$), the check word is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known check word. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be LOW. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be LOW. After the check word is latched into the input latch, it can be verified by taking $\overline{OECB}$ LOW. This outputs the latched check word. The diagnostic data word can be latched into the output data latch and verified. By changing from the diagnostic mode ($S_1 = L, S_0 = H$) to the correction mode ($S_1 = H, S_0 = H$), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table VII lists the diagnostic functions.

Functional Description (Continued)

TABLE IV. Read, Flag and Correct Function

Memory Cycle	EDAC Function	Control S ₁ S ₀	Data I/O	DB Control $\overline{\text{OEB}}_n$	DB Output Latch $\overline{\text{LEDBO}}$	Check I/O	CB Control $\overline{\text{OECB}}$	Error Flags $\overline{\text{ERR}}$ $\overline{\text{MERR}}$
Read	Read & Flag	H L	Input	H	X	Input	H	Enabled (Note 1)
Read	Latch Input Data & Check Bits	H H	Latched Input Data	H	L	Latched Input Check Word	H	Enabled (Note 1)
Read	Output Corrected Data & Syndrome Bits	H H	Output Corrected Data Word	L	X	Output Syndrome Bits (Note 2)	L	Enabled (Note 1)

Note 1: See Table III for error description.

Note 2: See Table V for error location.

TABLE V. Syndrome Decoding

Syndrome Bits							Error
6	5	4	3	2	1	0	
L	L	L	L	L	L	L	unc
L	L	L	L	L	L	H	2-Bit
L	L	L	L	L	H	L	2-Bit
L	L	L	L	L	H	H	unc
L	L	L	L	H	L	L	2-Bit
L	L	L	L	H	L	H	unc
L	L	L	L	H	H	L	unc
L	L	L	L	H	H	H	2-Bit (Note 2)
L	L	L	H	L	L	L	2-Bit
L	L	L	H	L	L	H	unc
L	L	L	H	L	H	L	DB ₃₁
L	L	L	H	L	H	H	2-Bit
L	L	L	H	H	L	L	unc
L	L	L	H	H	L	H	2-Bit
L	L	L	H	H	H	L	2-Bit
L	L	L	H	H	H	H	DB ₃₀
L	L	H	L	L	L	L	2-Bit
L	L	H	L	L	L	H	unc
L	L	H	L	L	H	L	DB ₂₉
L	L	H	L	L	H	H	2-Bit
L	L	H	L	H	L	L	DB ₂₈
L	L	H	L	H	L	H	2-Bit
L	L	H	L	H	H	L	2-Bit
L	L	H	L	H	H	H	DB ₂₇
L	L	H	H	L	L	L	DB ₂₆
L	L	H	H	L	L	H	2-Bit
L	L	H	H	L	H	L	2-Bit
L	L	H	H	L	H	H	DB ₂₅
L	L	H	H	H	L	L	2-Bit
L	L	H	H	H	L	H	DB ₂₄
L	L	H	H	H	H	L	unc
L	L	H	H	H	H	H	2-Bit

Syndrome Bits							Error
6	5	4	3	2	1	0	
L	H	L	L	L	L	L	2-Bit
L	H	L	L	L	L	H	unc
L	H	L	L	L	H	L	DB ₇
L	H	L	L	L	H	H	2-Bit
L	H	L	L	H	L	L	DB ₆
L	H	L	L	H	L	H	2-Bit
L	H	L	L	H	H	L	2-Bit
L	H	L	L	H	H	H	DB ₅
L	H	L	H	L	L	L	DB ₄
L	H	L	H	L	L	H	2-Bit
L	H	L	H	L	H	L	2-Bit
L	H	L	H	L	H	H	DB ₃
L	H	L	H	H	L	L	2-Bit
L	H	L	H	H	L	H	DB ₂
L	H	L	H	H	H	L	unc
L	H	L	H	H	H	H	2-Bit
L	H	H	L	L	L	L	DB ₀
L	H	H	L	L	L	H	2-Bit
L	H	H	L	L	H	L	2-Bit
L	H	H	L	L	H	H	unc
L	H	H	L	H	L	L	2-Bit
L	H	H	L	H	L	H	DB ₁
L	H	H	L	H	H	L	unc
L	H	H	L	H	H	H	2-Bit
L	H	H	H	L	L	L	2-Bit
L	H	H	H	L	L	H	unc
L	H	H	H	L	H	L	unc
L	H	H	H	L	H	H	2-Bit
L	H	H	H	H	L	L	unc
L	H	H	H	H	L	H	2-bit
L	H	H	H	H	H	L	2-bit
L	H	H	H	H	H	H	CB ₆

CB_X = Error in check bit X

DB_Y = Error in data bit Y

2-Bit = Double-bit error

unc = Uncorrectable multi-bit error

Note: 2-bit and unc condition will cause both $\overline{\text{ERR}}$ and $\overline{\text{MERR}}$ to be LOW

Note 1: Syndrome bits for all LOWs. $\overline{\text{MERR}}$ and $\overline{\text{ERR}}$ LOW for all LOWs, only $\overline{\text{ERR}}$ LOW for DB₃₀ error.

Note 2: Syndrome bits for all HIGHs.

Functional Description (Continued)

TABLE V. Syndrome Decoding (Continued)

Syndrome Bits							Error
6	5	4	3	2	1	0	
H	L	L	L	L	L	L	2-Bit
H	L	L	L	L	L	H	unc
H	L	L	L	L	H	L	unc
H	L	L	L	L	H	H	2-Bit
H	L	L	L	H	L	L	unc
H	L	L	L	H	L	H	2-Bit
H	L	L	L	H	H	L	2-Bit
H	L	L	L	H	H	H	unc
H	L	L	H	L	L	L	unc
H	L	L	H	L	L	H	2-Bit
H	L	L	H	L	H	L	2-Bit
H	L	L	H	L	H	H	DB ₁₅
H	L	L	H	H	L	L	2-Bit
H	L	L	H	H	L	H	unc
H	L	L	H	H	H	L	DB ₁₄
H	L	L	H	H	H	H	2-Bit
H	L	H	L	L	L	L	unc
H	L	H	L	L	L	H	2-Bit
H	L	H	L	L	H	L	2-Bit
H	L	H	L	L	H	H	DB ₁₃
H	L	H	L	H	L	L	2-Bit
H	L	H	L	H	L	H	DB ₁₂
H	L	H	L	H	H	L	DB ₁₁
H	L	H	L	H	H	H	2-Bit
H	L	H	H	L	L	L	2-Bit
H	L	H	H	L	L	H	DB ₁₀
H	L	H	H	L	H	L	DB ₉
H	L	H	H	L	H	H	2-Bit
H	L	H	H	H	L	L	DB ₈
H	L	H	H	H	L	H	2-Bit
H	L	H	H	H	H	L	2-Bit
H	L	H	H	H	H	H	CB ₅

Syndrome Bits							Error
6	5	4	3	2	1	0	
H	H	L	L	L	L	L	unc
H	H	L	L	L	L	H	2-Bit
H	H	L	L	L	H	L	2-Bit
H	H	L	L	L	H	H	DB ₂₃
H	H	L	L	H	L	L	2-Bit
H	H	L	L	H	L	H	DB ₂₂
H	H	L	L	H	H	L	DB ₂₁
H	H	L	L	H	H	H	2-Bit
H	H	L	H	L	L	L	2-Bit
H	H	L	H	L	L	H	DB ₂₀
H	H	L	H	L	H	L	DB ₁₉
H	H	L	H	L	H	H	2-Bit
H	H	L	H	H	L	L	DB ₁₈
H	H	L	H	H	L	H	2-Bit
H	H	L	H	H	H	L	2-Bit
H	H	L	H	H	H	H	CB ₄
H	H	H	L	L	L	L	2-Bit
H	H	H	L	L	L	H	DB ₁₆
H	H	H	L	L	H	L	unc
H	H	H	L	L	H	H	2-Bit
H	H	H	L	H	L	L	DB ₁₇
H	H	H	L	H	L	H	2-Bit
H	H	H	L	H	H	L	2-Bit
H	H	H	L	H	H	H	CB ₃
H	H	H	H	L	L	L	unc (Note 1)
H	H	H	H	L	L	H	2-Bit
H	H	H	H	L	H	L	2-Bit
H	H	H	H	L	H	H	CB ₂
H	H	H	H	H	L	L	2-Bit
H	H	H	H	H	L	H	CB ₁
H	H	H	H	H	H	L	CB ₀
H	H	H	H	H	H	H	None

CB_x = Error in check bit X

DB_y = Error in data bit Y

2-Bit = Double-bit error

unc = Uncorrectable multi-bit error

Note: 2-bit and unc condition will cause both $\overline{\text{ERR}}$ and $\overline{\text{MERR}}$ to be LOW

Note 1: Syndrome bits for all LOWs. MERR and ERR LOW for all LOWs, only ERR LOW for DB₃₀ error.

Note 2: Syndrome bits for all HIGHs.

Functional Description (Continued)

TABLE VI. Read-Modify-Write Function

Memory Cycle	EDAC Function	Control S ₁ S ₀	BYTE _n *	$\overline{\text{OEB}}_n^*$	DB Output Latch $\overline{\text{LEDBO}}$	Check I/O	CB Control $\overline{\text{OECB}}$	Error Flags $\overline{\text{ERR}}$ $\overline{\text{MERR}}$
Read	Read & Flag	H L	Input	H	X	Input	H	Enabled
Read	Latch Input Data & Check Bits	H H	Latched Input Data	H	L	Latched Input Check Word	H	Enabled
Read	Latch Corrected Data Word into Output Latch	H H	Latched Output Data Word	H	H	High Z	H	Enabled
						Output Syndrome Bits	L	
Modify/Write	Modify Appropriate Byte or Bytes & Generate New Check Word	L L	Input Modified BYTE ₀	H	H	Output Check Word	L	H H
			Output Unchanged BYTE ₀	L				


* $\overline{\text{OEB}}_0$ controls DB₀–DB₇ (BYTE₀); $\overline{\text{OEB}}_1$ controls DB₈–DB₁₅ (BYTE₁); $\overline{\text{OEB}}_2$ controls DB₁₆–DB₂₃ (BYTE₂); $\overline{\text{OEB}}_3$ controls DB₂₄–DB₃₁ (BYTE₃).

TABLE VII. Diagnostic Function

EDAC Function	Control S ₁ S ₀	Data I/O	DB Byte Control $\overline{\text{OEB}}_n$	DB Output Latch $\overline{\text{LEDBO}}$	Check I/O	CB Control $\overline{\text{OECB}}$	Error Flags $\overline{\text{ERR}}$ $\overline{\text{MERR}}$
Read & Flag	H L	Input Correct Data Word	H	X	Input Correct Check Bits	H	H
Latch Input Check Word while Data Input Latch Remains Transparent	L H	Input Diagnostic Data Word*	H	L	Latched Input Check Bits	H	Enabled
Latch Diagnostic Data Word into Output Latch	L H	Input Diagnostic Data Word*	H	H	Output Latched Check Bits	L	Enabled
					High Z	H	
Latch Diagnostic Data Word into Input Latch	H H	Latched Input Diagnostic Data Word	H	H	Output Syndrome Bits	L	Enabled
					High Z	H	
Output Diagnostic Data Word & Syndrome Bits	H H	Output Diagnostic Data Word	L	H	Output Syndrome Bits	L	Enabled
					High Z	H	
Output Corrected Diagnostic Data Word & Output Syndrome Bits	H H	Output Corrected Diagnostic Data Word	L	L	Output Syndrome Bits	L	Enabled
					High Z	H	


*Diagnostic data is a data word with an error in one bit location except when testing the $\overline{\text{MERR}}$ error flag. In this case, the diagnostic data word will contain errors in two bit locations.

Block Diagram



TL/F/9579-4


Timing Waveforms



TL/F/9579-5


Timing Waveforms (Continued)

Read, Correct and Modify Mode



TL/F/9579-6

Diagnostic Mode



TL/F/9579-7

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	−0.5V to V _{CC}
Standard Output TRI-STATE Output	−0.5V to +5.5V

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min) 4000V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	−55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage		−1.2		V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC}	2.5		V	Min	I _{OH} = −1 mA (ERR, MERR, DB _n , CB _n)
		54F 10% V _{CC}	2.4				I _{OH} = −3 mA (DB _n , CB _n)
		74F 10% V _{CC}	2.5				I _{OH} = −1 mA (ERR, MERR, DB _n , CB _n)
		74F 10% V _{CC}	2.4				I _{OH} = −3 mA (DB _n , CB _n)
		74F 5% V _{CC}	2.7				I _{OH} = −1 mA (ERR, MERR, DB _n , CB _n)
		74F 5% V _{CC}	2.7				I _{OH} = −3 mA (DB _n , CB _n)
V _{OL}	Output LOW Voltage	54F 10% V _{CC}		0.5	V	Min	I _{OL} = 20 mA (ERR, MERR, DB _n , CB _n)
		74F 10% V _{CC}		0.5			I _{OL} = 20 mA (ERR, MERR)
		74F 10% V _{CC}		0.5			I _{OL} = 24 mA (DB _n , CB _n)
I _{IH}	Input HIGH Current	54F		20.0	μA	Max	V _{IN} = 2.7V (S ₀ , S ₁ , $\overline{\text{OEB}}_n$, $\overline{\text{OECB}}_n$, $\overline{\text{LEDBO}}$)
		74F		5.0			
I _{BVI}	Input HIGH Current Breakdown Test	54F		100	μA	Max	V _{IN} = 7.0V (S ₀ , S ₁ , $\overline{\text{OEB}}_n$, $\overline{\text{OECB}}_n$, $\overline{\text{LEDBO}}$)
		74F		7.0			
I _{BVIT}	Input HIGH Current Breakdown (I/O)	54F		1.0	mA	Max	V _{IN} = 5.5V (CB _n , DB _n)
		74F		0.5			
I _{CEX}	Output HIGH Leakage Current	54F		250	μA	Max	V _{OUT} = V _{CC}
		74F		50			
V _{ID}	Input Leakage Test	74F	4.75		V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			−0.6	mA	Max	V _{IN} = 0.5V (S ₀ , S ₁ , $\overline{\text{OEB}}_n$, $\overline{\text{OECB}}_n$, $\overline{\text{LEDBO}}$)
I _{IH} + I _{OZH}	Output Leakage Current			70	μA	Max	V _{I/O} = 2.7V (CB _n , DB _n)
I _{IL} + I _{OZL}	Output Leakage Current			−650	μA	Max	V _{I/O} = 0.5V (CB _n , DB _n)
I _{OZH}	Output Leakage Current			70	μA	Max	V _{I/O} = 2.7V (CB _n , DB _n)
I _{OZL}	Output Leakage Current			−650	μA	Max	V _{I/O} = 0.5V (CB _n , DB _n)
I _{OS}	Output Short-Circuit Current		−60	−150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test			500	μA	0.0V	V _{OUT} = 5.25V (CB _n , DB _n)
I _{CC}	Power Supply Current			340	mA	Max	T _A = 0°C–25°C
I _{CC}	Power Supply Current			325	mA	Max	T _A = 25°C–70°C

AC Electrical Characteristics

Symbol	Parameter	74F			54F		74F		Units
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		
		Min	Typ	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay DB or CB to $\overline{\text{ERR}}$	4.0 4.0	14.0 10.5	27.0 18.0			4.0 4.0	31.0 20.0	ns
t _{PLH} t _{PHL}	Propagation Delay DB to $\overline{\text{ERR}}$	4.0 4.0	21.0 14.0	27.0 18.0			4.0 4.0	31.0 20.0	ns
t _{PLH} t _{PHL}	Propagation Delay DB or CB to $\overline{\text{MERR}}$	5.0 5.0	17.0 16.0	27.0 27.0			5.0 5.0	31.0 31.0	ns
t _{PLH} t _{PHL}	Propagation Delay DB to $\overline{\text{MERR}}$	5.0 5.0	23.0 19.0	27.0 27.0			5.0 5.0	31.0 31.0	ns
t _{PLH} t _{PHL}	Propagation Delay S ₀ and S ₁ , LOW, to DB	4.0 4.0	12.0 12.0	16.0 16.0			4.0 4.0	20.0 20.0	ns
t _{PLH} t _{PHL}	Propagation Delay S ₁ to CB	4.0 4.0	10.5 9.0	14.0 14.0			4.0 4.0	15.0 15.0	ns
t _{PLH}	Propagation Delay S ₀ or S ₁ to $\overline{\text{ERR}}$ or $\overline{\text{MERR}}$	2.0	11.5	13.0			2.0	14.0	ns
t _{PLH} t _{PHL}	Propagation Delay DB to CB	4.0 4.0	16.0 18.0	23.0 23.0			4.0 4.0	25.0 25.0	ns
t _{PLH} t _{PHL}	Propagation Delay $\overline{\text{LEDBO}}$ to DB	2.0 2.0	11.0 11.0	13.0 13.0			2.0 2.0	14.0 14.0	ns
t _{PZH} t _{PZL}	Output Enable Time OEB _n to DB	1.0 1.0	6.0 6.0	10.0 10.0			1.0 1.0	10.0 10.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time OEB _n to DB	1.0 1.0	5.0 4.0	10.0 10.0			1.0 1.0	10.0 10.0	ns
t _{PZH} t _{PZL}	Output Enable Time OECB to CB	1.0 1.0	6.0 6.0	10.0 10.0			1.0 1.0	10.0 10.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time OECB to CB	1.0 1.0	5.0 4.0	10.0 10.0			1.0 1.0	10.0 10.0	ns


AC Operating Requirements

Symbol	Parameter	74F		54F		74F		Units
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$		
		Min	Max	Min	Max	Min	Max	
t_s	Setup Time, HIGH or LOW DB/CB before S_0 HIGH (S_1 HIGH)	3.0				3.0		ns
$t_s(\text{H})$	Setup Time, HIGH S_0 HIGH before $\overline{\text{LEDBO}}$ HIGH	12.0				14.0		ns
$t_s(\text{H})$	Setup Time, HIGH $\overline{\text{LEDBO}}$ HIGH before S_0 or S_1 LOW	0				0		ns
$t_s(\text{H})$	Setup Time, HIGH $\overline{\text{LEDBO}}$ HIGH before S_1 HIGH	0				0		ns
t_s	Setup Time, HIGH or LOW Diagnostic DB before S_1 HIGH	0				0		ns
t_s	Setup Time, HIGH or LOW Diagnostic CB before S_1 LOW or S_0 HIGH	3.0				3.0		ns
t_s	Setup Time, HIGH or LOW Diagnostic DB before $\overline{\text{LEDBO}}$ HIGH (S_1 LOW, S_0 HIGH)	8.0				8.0		ns
$t_h(\text{L})$	Hold Time, LOW S_0 LOW after S_1 HIGH	8.0				8.0		ns
t_h	Hold Time, HIGH or LOW DB and CB Hold after S_0 HIGH	8.0				8.0		ns
t_h	Hold Time, HIGH or LOW DB Hold after S_1 HIGH	8.0				8.0		ns
t_h	Hold Time, HIGH or LOW CB Hold after S_1 LOW or S_0 HIGH	5.0				5.0		ns
t_h	Hold Time, HIGH or LOW Diagnostic DB after $\overline{\text{LEDBO}}$ HIGH (S_1 LOW, S_0 HIGH)	0				0		ns
$t_w(\text{L})^*$	$\overline{\text{LEDBO}}$ Pulse Width	8.0				8.0		ns
t_{corr}^*	Correction Time		25.0				28.0	ns

*Note: These parameters are guaranteed by characterization or other tests performed.


Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




*Order DP8406QV, DP8406V or DP8406D

Physical Dimensions inches (millimeters)



52-Lead Side-Brazed Ceramic Dual-In-Line Package (D)
NS Package Number D52A


D52A (REV A)



52-Lead Plastic Chip Carrier (Q)
NS Package Number V52A

V52A (REV D)

Physical Dimensions inches (millimeters) (Continued)



**68-Lead Plastic Chip Carrier (V)
NS Package Number V68A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: (800) 272-9959
Fax: (800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408