

CPL24 (CPL20L8, CPL20R4, CPL20R6, CPL20R8 and CPL20L10)

CMOS Programmable Logic Array 24-Pin Series

FEATURES/BENEFITS


- High-speed CMOS equivalent to Bipolar PAL
- CMOS UV-erasable EPROM cell to allow reprogrammability
- Low power (35 mA Max. I_{cc}) and Standard (70 mA Max. I_{cc}) versions
- Four speed grades ($t_{PD} = 15\text{ns}$ Max., $t_{PD}=20\text{ns}$ Max., $t_{PD}=25\text{ns}$ Max., and $t_{PD} = 35\text{ns}$ Max.)
- Available over both commercial and industrial temperature ranges
- >2000V ESD input and output protection
- 100% functional and AC tested
- 100% programming tested
- Programmable security bit to prevent pattern duplication
- Register preload for register initialization
- Programmable three-state outputs

DESCRIPTION

The CPL24 Series devices are high-speed, UV-erasable, electrically programmable CMOS logic replacements of the Bipolar 24-pin PAL20R8 family and PAL20L10 devices. They utilize the familiar sum-of-products form (AND array followed by an OR array) allowing the user to customize logic to his/her needs.


Five devices are offered in the CPL24 Series. They are: the CPL20L10, the CPL20L8, the CPL20R4, the CPL20R6, and the CPL20R8. Each of these devices has 20 array inputs. The CPL20L10 has 10 outputs and the others have 8 outputs. All the outputs to the CPL20L8 and CPL20L10 are combinatorial, while all outputs to the CPL20R8 are registered. In contrast, the CPL20R4 has 4 registered and 4 combinatorial outputs and the CPL20R6 has 6 registered and 2 combinatorial outputs. Each combinatorial output in the CPL20R6 and CPL20R4 devices serves as an I/O pin. The CPL20L10 device has 8 I/O pins, and the CPL20L8 device has 6 I/O pins.

LOGIC SYMBOLS AND PINOUTS



DIP PACKAGES

LOGIC SYMBOLS AND PINOUTS (Continued)



PLCC PACKAGES (NL)

DESCRIPTION (Continued)

The CPL devices are manufactured using a 1.2 micron EPROM technology which offers low power dissipation (45/70 mA maximum I_{cc}) combined with high performance (15ns maximum propagation delay). Because the CPL devices are erasable, they can be thoroughly tested for programming, functional and AC integrity, resulting in high-reliability and 100% programming yields.

The CPL24 devices are housed in 24-pin plastic DIP, and windowed CERDIP packages, as well as a 28-pin PLCC package. The windowed CERDIP package allows the user to erase the CPL device using UV light, and later to reprogram it with a different pattern. The plastic DIP, and PLCC devices are one-time-programmable (OTP) and may not be erased.


Register Preload

The register preload feature of the CPL24 Series allows output pins to be loaded with arbitrary states, making functional testing easier than ever.

Security Bit

All CPL24 devices feature a security bit. The security bit allows the user to protect his/her design against unauthorized duplication. When the security bit is set, the contents of the programmable-cell array may not be accessed in Read or Verify modes. Since the CPL devices do not have visible fuses, they offer enhanced security over what is available in bipolar PAL devices.

CPL24 WAVEFORMS




CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)

DIP AND PLCC PINOUTS

CPL20L8


INPUTS (0-39)



CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)
DIP AND PLCC PINOUTS

CPL20R4

INPUTS (0-39)




CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)

DIP AND PLCC PINOUTS

CPL20R6


INPUTS (0-39)



CPL24 FUNCTIONAL LOGIC DIAGRAMS (Continued)
DIP AND PLCC PINOUTS

CPL20R8


INPUTS (0-39)



**CPL24 FUNCTIONAL LOGIC DIAGRAMS
DIP AND PLCC PINOUTS**

CPL20L10

INPUTS (0-39)







7964142 SAMSUNG SEMICONDUCTOR INC

02E 06715 D =

20 PIN PLASTIC DIP





T-90-2C



DIMENSIONS IN INCHES
AND (MILLIMETERS)
MIN.
MAX.

20 PIN WINDOWED CERDIP

7




DIMENSIONS IN INCHES
AND (MILLIMETERS)
MIN.
MAX.

7964142 SAMSUNG SEMICONDUCTOR INC


02E 06716 D =

T-90-20

24 PIN PLASTIC DIP



24 PIN WINDOWED CERDIP





7964142 SAMSUNG SEMICONDUCTOR INC

02E 06717 D

20 PIN SOIC



T-90-20



DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

24 PIN SOIC

7




DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

7964142 SAMSUNG SEMICONDUCTOR INC



02E 06718 D

20 PIN PLCC

T-90-20

DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.

28 PIN PLCC



*BCS = BASIC SPACING BETWEEN CENTERLINES

DIMENSIONS IN INCHES AND (MILLIMETERS)
MIN.
MAX.