

L29C520/521

4 x 8-bit Multilevel Pipeline Register

FEATURES

- ☐ Four 8-bit Registers
- ☐ Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register
- ☐ Hold, Shift, and Load Instructions
- ☐ Separate Data In and Data Out Pins
- ☐ High-Speed, Low Power CMOS Technology
- ☐ Three-State Outputs
- ☐ DECC SMD No. 5962-91762
- ☐ Replaces IDT29FCT520/IDT29FCT521 and AMD Am29520/Am29521
- ☐ Package Styles Available:
 - 24-pin Plastic DIP
 - 28-pin Plastic LCC, J-Lead
 - 24-pin Plastic SSOP

DESCRIPTION

The **L29C520** and **L29C521** are pinfor-pin compatible with the IDT29FCT520/IDT29FCT521 and AMD Am29520/Am29521, implemented in low power CMOS.

The L29C520 and L29C521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.

The Instruction pins, I1-0, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the L29C520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The L29C521 differs from the L29C520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I1-0 may be set to prevent any register from changing.

1

The S1-0 select lines control a 4-to-1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of the I and S controls allows simultaneous write and read operations on different registers.

	Table 1. L29C520 Instruction Table								
11	lo	Descrip	otion						
L	L	D→R1	R1→R2	R2→R3	R3→R4				
L	Н	HOLD	HOLD	D→R3	R3→R4				
Н	L	D→R1	R1→R2	HOLD	HOLD				
Н	Н	ALL REGISTERS ON HOLD							

TABLE 2. L29C521 Instruction Table 11 lo Description L L D→R1 R1→R2 R2→R3 R3→R4 L Н HOLD HOLD D→R3 HOLD Н D→R1 HOLD HOLD HOLD L Н Н ALL REGISTERS ON HOLD

TABLE 3. OUTPUT SELECT							
S ₁	So	Register Selected					
L	L	Register 4					
L	Н	Register 3					
Н	L	Register 2					
H H Register 1							

≻ Y7-0
— ŌĒ — S1-0

Pipeline Registers



4 x 8-bit Multilevel Pipeline Register

Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°Cto +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	4.75 V ≤ V cc ≤ 5.25 V				
Active Operation, Military	–55°C to +125°C	4.50 V ≤ V cc ≤ 5.50 V				


ELECTRI	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)						
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
V OH	Output High Voltage	V CC = Min., IOH = −15.0 mA	2.4			٧	
V OL	Output Low Voltage	V CC = Min., I OL = 24.0 mA			0.5	V	
V IH	Input High Voltage		2.0		Vcc	٧	
V IL	Input Low Voltage	(Note 3)	0.0		0.8	٧	
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μΑ	
loz	Output Leakage Current	Ground ≤ V OUT ≤ V CC (Note 12)			±20	μΑ	
ICC1	V cc Current, Dynamic	(Notes 5, 6)			30	mA	
ICC2	Vcc Current, Quiescent	(Note 7)			1.5	mA	

4 x 8-bit Multilevel Pipeline Register

SWITCHING CHARACTERISTICS

Сомме	RCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)				
		L29C520/521-			
		22		14	
Symbol	Parameter	Min	Max	Min	Max
t PD	Clock to Output Delay		22		14
tSEL	Select to Output Delay		20		13
t PW	Clock Pulse Width	10		7	
tsı	Instruction Setup Time	10		5	
tHI	Instruction Hold Time	3		1	
tsd	Data Setup Time	10		5	
t HD	Data Hold Time	3		1	
t ENA	Three-State Output Enable Delay (Note 11)		21		15
t DIS	Three-State Output Disable Delay (Note 11)		15		12

MILITAR	*Discontinued Speed MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns) Grade						
	*	L29C520/521-					
		30*		24*		16*	
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t PD	Clock to Output Delay		30		24		16
tSEL	Select to Output Delay		30		22		15
t PW	Clock Pulse Width	15		10		8	
tsı	Instruction Setup Time	15		10		6	
tHI	Instruction Hold Time	5		3		2	
tsd	Data Setup Time	15		10		6	
t HD	Data Hold Time	5		3		2	
t ENA	Three-State Output Enable Delay (Note 11)		25		22		16
t DIS	Three-State Output Disable Delay (Note 11)		20		16		13



= Pipeline Registers

4 x 8-bit Multilevel Pipeline Register

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency


- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A $0.1\,\mu F$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and \mathbf{V} CC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 11. For the tena test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tDIS test, the transition is measured to the $\pm 200 \text{mV}$ level from the measured steady-state output voltage with $\pm 10 \text{mA}$ loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0-to-Z tests, and set at 0 V for Z-to-1 and 1-to-Z tests.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.







4 x 8-bit Multilevel Pipeline Register

	24-pin — 0.3" wide		28-pin	
	Io	24 Vcc 23 S0 22 S1 21 Y0 20 Y1 19 Y2 18 Y3 17 Y4 16 Y5 15 Y6 14 Y7 13 OE	D1 5 4 3 2 D2 6 7 D4 8 Vi D5 9 Vi D6 NC 11 12 13 14	20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ed	Plastic DIP (P2)		Plastic J-Lead Chip Carrier (J4)	
	0°C to +70°C — @MMERCIA	L Screening	1	T
าร	L29C520PC22 L29C520PC14		L29C520JC22 L29C520JC14	
	-55°C to +125°C — @мме	rcial Screening	1	I
	-55°C to +125°C MIL-9	TD-883 @MPLIANT		

= Pipeline Registers



4 x 8-bit Multilevel Pipeline Register

	24-pin	24-pin — 0.209" wide
	10 → 1 • 24 → Vcc	lo 1 24 Vcc
	11	11
	D1	D1
	D3	D3
	D6 9 16 75 75 D7 75 10 15 76	D6
	CLK	CLK
	Discontinued Package	
ed	Ceramic Flatpack (M1)	Plastic SSOP (S1)
	0°C to +70°C — @MMERCIAL SCREENING	
www.		1000000000
ns ns		L29C520SC22 L29C520SC14
าร		
ns ns		
ns ns	-55°C to +125°C — @mmercial Screening	
ns ns		
ns ns		
ns ns	–55°C to +125°C — @mmercial Screening	
ns ns		
ns ns	–55°C to +125°C — @mmercial Screening	

Pipeline Registers



4 x 8-bit Multilevel Pipeline Register

	,
L29C521 — ORDERING INFORMATION	
24-pin — 0.3" wide	28-pin
lo 1 24 Vcc	Q
I1 2 23 So	
Do []3 22	D ₁
D ₂ [5 20] Y ₁ D ₃ [6 19] Y ₂	D ₃ 7 Top 23 Y ₁
D4 🔲 7 18 🗍 Y3	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
D5	D6 > 10 20 < Y4
D7 10 15 Y6 CLK 11 14 Y7	NC 211 19 Y5
GND [12 13] OE	C C C C C C C C C C C C C C C C C C C
Plastic DIP	Plastic J-Lead Chip Carrier
oed (P2) 0°C to +70°C — @MMERCIAL SCREENING	(J4)
ns L29C521PC22	L29C521JC22
ns L29C521PC14	L29C521JC14
-55°C to +125°C — @MMERCIAL SCREENING	
EEOC to 1050C NIII CTD 000 C	
-55°C to +125°C MIL-STD-883 @mpLiant	

= Pipeline Registers



4 x 8-bit Multilevel Pipeline Register

	L29C521 — ORDERING INFORMATION	
	24-pin	
	10 - 1 - 24 - Vcc	
	11	
	D1	
	03	
	D5	
	CLK 11/ 14 Y7/ GND 12 13 Y OE	
	Discontinued Package	
eed	Ceramic Flatpack (M1)	
	0°C to +70°C — @MMERCIAL SCREENING	
	-55°C to +125°C — @MMERCIAL SCREENING	
	JO C TILL O WINNERCIAL SCREENING	
	-55°C to +125°C MIL-STD-883 GMPLIANT	

8

Pipeline Registers