## 4 x 8-bit Multilevel Pipeline Register

# L29C520/52

#### **FEATURES**

- ☐ Four 8-bit Registers
- ☐ Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register
- ☐ Hold, Shift, Load Instructions
- Separate Data In and Data Out Pins
- High Speed, Low Power CMOS Technology
- ☐ Three-State Outputs
- □ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with AMD AM29520 and AM29521
- ☐ Package Styles Available:
  - 24-pin Plastic DIP
  - 24-pin CerDIP
  - 24-pin Sidebraze, Hermetic DIP
  - 24-pin Ceramic Flatpack
  - 28-pin Plastic LCC, J-Lead
  - 28-pin Ceramic LCC (Type C)

#### **DESCRIPTION**

The Logic Devices L29C520 and L29C521 are pin-for-pin compatible with the Advanced Micro Devices AM29520 and AM29521, implemented in low power CMOS.

SPE D

The L29C520 and L29C521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.

The Instruction pins, I0 and I1, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the L29C520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The L29C521 devices differ from the L29C520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I0 and I1 may be set to prevent any register from changing.


The So and So select lines control a 4 to 1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of

the I and S controls allows simultaneous write and read operations on different registers.

| 17 | ABLE | 1                     |
|----|------|-----------------------|
| H  | lo   | L29C520 Instruction   |
| L  | L    | D→R1 R1→R2 R2→R3R3→R4 |
| L  | Н    | HOLD HOLD D→R3 R3→R4  |
| Н  | L    | D→R1 R1→R2 HOLD HOLD  |
| Н  | Н    | ALL REGISTERS ON HOLD |

| T/ | LBLE | 2                      |
|----|------|------------------------|
| İı | lo   | L29C521 Instruction    |
| L  | L    | D→R1 R1→R2 R2→R3 R3→R4 |
| L  | Н    | HOLD HOLD D→R3 HOLD    |
| Н  | L    | D→R1 HOLD HOLD HOLD    |
| Н  | Н    | ALL REGISTERS ON HOLD  |

| TABLE 3 |    |               |  |  |  |
|---------|----|---------------|--|--|--|
| S1      | So | Reg. Selected |  |  |  |
| L       | L  | Reg 4         |  |  |  |
| L,      | Н  | Reg 3         |  |  |  |
| Н       | L  | Reg 2         |  |  |  |
| Н       | Н  | Reg 1         |  |  |  |





DEVICES INCORPORATED

**Logic Products** LDS.520/1-B

5-79

| T- | 46- | .09- | -09 |
|----|-----|------|-----|
|----|-----|------|-----|

| IMUM RATINGS. Above which useful life may be impaired (Notes 1, 2, 3, 8). | 1-46-09-09       |
|---|------------------|
| IMUM HATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)   |                  |
| Storage temperature   | 65°C to +150°C   |
| Operating ambient temperature   |                  |
| Vcc supply voltage with respect to ground                                 |                  |
| Input signal with respect to ground                                       | –3.0 V to +7.0 V |
| Signal applied to high impedance output                                   |                  |
| Output current into low outputs   |                  |
| Latchup current   | > 400 mA         |

| OPERATING CONDITIONS To meet spe | acified electrical and switching charact | eristics              |
|----------------------------------|--|-----------------------|
| Mode                             | Temperature Range (Ambient)              | Supply Voltage        |
| Active Operation, Commercial     | 0°C to +70°C                             | 4.75 V ≤ Vcc ≤ 5.25 V |
| Active Operation, Military       | -55°C to +125°C                          | 4.50 V ≤ Vcc ≤ 5.50 V |

| ELECTRI     | CAL CHARACTERISTICS O  | ver Operating Conditions              |     |     |      |      |
|-------------|------------------------|---------------------------------------|-----|-----|------|------|
| Symbol      | Parameter              | Test Condition                        | Min | Тур | Max  | Unit |
| <b>У</b> он | Output High Voltage    | IOH = -6.5 mA                         | 3.5 |     |      | ٧    |
| <b>V</b> OL | Output Low Voltage     | loL = 20.0 mA                         |     |     | 0.5  | ٧    |
| Vìн         | Input High Voltage     |                                       | 2.0 |     | Vcc  | ٧    |
| ViL         | Input Low Voltage      | (Note 3)                              | 0.0 |     | 0.8  | ٧    |
| hx          | Input Current          | Ground ≤ VIN ≤ Vcc                    |     |     | ±20  | μΑ   |
| loz         | Output Leakage Current | Ground ≤ Vout ≤ Vcc                   |     |     | ±20  | μА   |
| los         | Output Short Current   | Vout = Ground, Vcc = Max (Notes 4, 8) |     |     | -250 | mA   |
| ICC1        | Vcc Current, Dynamic   | (Notes 5, 6)                          |     | 10  | 15   | mA   |
| 1002        | Vcc Current, Quiescent | (Note 7)                              |     |     | 1.0  | mA   |




T-46-09-09

L29C520/521

### SWITCHING CHARACTERISTICS

|             | ercial Operating Range (0°C to +70°C) <i>Notes 9, 10 (ns)</i> |          | L29C520/521- |     |      |  |
|-------------|---|----------|--------------|-----|------|--|
|             |   | 1        | 25           |     | 22   |  |
| Symbol      | Parameter   | Min      | Mex          | Min | Mex  |  |
| <b>t</b> PD | CLK to Y7-Y0  |          | 25           |     | - 22 |  |
| tsel        | S1,S0 to Y7Y0   |          | 25           |     | 20   |  |
| tsp         | D7-D0 to CLK Setup  | 13       |              | 10  |      |  |
| tHD         | CLK to D7-D0 Hold   | 3        |              | 3   |      |  |
| tsı         | 11,10 to CLK Setup  | 13       |              | 10  |      |  |
| tHI         | CLK to 11,10 Hold   | 3        |              | 3   |      |  |
| tois        | OE to Output Disable (Note 11)                                | <u> </u> | 25           |     | 15   |  |
| tENA        | OE to Output Enable (Note 11)                                 |          | 25           |     | 21   |  |
| tpw         | Clock Pulse Width   | 10       | <b> </b>     | 10  | :    |  |

|        |                                |     | L29C520/521-    |     |     |  |
|--------|--------------------------------|-----|-----------------|-----|-----|--|
|        |                                |     | 30              |     | 24  |  |
| Symbol | Parameter                      | Min | Mex             | Min | Mex |  |
| tPD    | CLK to Y7-Y0                   |     | 30              |     | 24  |  |
| tsel.  | S1,S0 to Y7-Y0                 |     | 30              |     | 22  |  |
| tsp    | D7-Do to CLK Setup             | 15  | <u> </u>        | 10  |     |  |
| tHD    | CLK to D7-D0 Hold              | 5   | <del> </del>    | 3   |     |  |
| tsı    | I1,lo to CLK Setup             | 15  | · · · · · · · · | 10  |     |  |
| tHI    | CLK to 11,10 Hold              | 5   | <b>†</b>        | 3   |     |  |
| tois   | OE to Output Disable (Note 11) |     | 20              |     | 16  |  |
| tENA   | OE to Output Enable (Note 11)  |     | 25              |     | 22  |  |
| tpw    | Clock Pulse Width              | 15  | <del> </del>    | 10  |     |  |



Logic

DEVICES INCORPORATED

Logic Products

5-81

LDS.520/1-B

-

T-46-09-09

#### NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Duration of the output short circuit should not exceed 30 seconds.

5. Supply current for a given application can be accurately approximated by:

where

N = total number of device outputs

C = capacitive load per output

V = suppy voltage

F = clock frequency

Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tEN/tDIS test) and input levels of nominally 0 to 3.0 V. Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.


b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.





L29C520CM \_ 30 or \_ 24

or L29C521CM

L29C520DME - L30 L29C520CME - L30 of L29C521CME

L29C520DM - C30 or - C24 L29C521DM

-55°C to +125°C - EXTENDED SCREENING

-55°C to +125°C - MIL-STD-883 COMPLIANT



30 ns

24 ns

30 ns

24 ns

30 ns

24 ns

L29C520KM -[ 30 or -[ 24

-[ 30 24

or L29C521KM


L29C520KME

Of L29C521KME

L29C520KMB

or L29C521KMB

T-46-09-09



Logic Products