

Fast, Precise 5-Bit Synchronous Buck Controller for the Next Generation Low Voltage Pentium[®] II Processors

Description

The CS-5165H synchronous 5-bit NFET buck controller is optimized to manage the power of the next generation Pentium®II processors. It's V^{2TM} control architecture delivers the fastest transient response (100ns), and best overall voltage regulation in the industry today. It's feature rich design gives end users the maximum flexibility to implement the best price/performance solutions for their end products.

The CS-5165H has been carefully crafted to maximize performance and protect the processor during operation. It has a 5-bit DAC on board that holds a ±1% tolerance over temperature. Its on board programmable soft start insures a control start up, and the FET nonoverlap circuitry ensures that both FETs do not conduct simultaneously.

The on board oscillator can be programmed up to 1MHz to give the designer maximum flexibility in choosing external components and setting systems costs.

The CS-5165H protects the processor during potentially catastrophic events like overvoltage (OVP) and short circuit. The OVP feature is part of the V^{2TM} architecture and does not require any additional components. During short circuit, the controller pulses the MOSFETs in a "hiccup" mode (3% duty cycle) until the fault is removed. With this method, the MOSFETs do not overheat or self destruct.

The CS-5165H is designed for use in both single processor desktop and multiprocessor workstation and server applications. The IC can be powered from either single or dual 5V, 12V power supplies. The CS-5165H's current sharing capability allows the designer to build multiple parallel and redundant power solutions for multiprocessor systems.


The CS-5165H contains other control and protection features such as Power Good, ENABLE, and adaptive voltage positioning. It is available in a 16 lead SOIC wide body package.

Features

- V^{2™} Control Topology
- Dual N Channel Design
- 100ns Controller Transient Response
- Excess of 1Mhz Operation
- 5 Bit DAC with 1% Tolerance
- Power Good Output With Internal Delay
- Enable Input Provides Micropower Shutdown Mode
- Complete Pentium® II System Requires 18 Components
- 5V and 12V Operation Using Either Dual or Single Supplies
- Adaptive Voltage Positioning
- Remote Sense Capability
- Current Sharing Capability
- V_{CC} Monitor
- Hiccup Mode Short Circuit Protection
- Overvoltage Protection (OVP)
- Programmable Soft Start
- 150ns PWM Blanking
- 65ns FET Non-Overlap
- 40ns Gate Rise and Fall Times (3.3nF load)


Package Options

16 Lead SO WIDE



Application Diagram

5V to 2.8V @ 14.2A for 300MHz Pentium®II



 V^2 is a trademark of Switch Power, Inc. Pentium is a registered trademark of Intel Corporation.



Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com

Absolute Maximum Ratings

Operating Junction Temperature, T _J	0 to 150°C
Lead Temperature Soldering:	
Reflow (SMD styles only)	60 Sec max. above 183°C, 230°C Peak
Storage Temperature Range, T _S	65°C to 150°C
ESD Susceptibility	

$ m V_{CC}$	En Norm IC Power Input	20V	-0.3V	N/A	1.5A Peak 200mA DC
SS	Soft Start Capacitor	6V	-0.3V	200μΑ	200HA ΒC 10μA
COMP	Compensation Capacitor	6V	-0.3V	10mA	1mA
V_{FB}	Voltage Feedback Input	6V	-0.3V	10μA	10μΑ
C_{OFF}	Off-Time Capacitor	6V	-0.3V	1mA	50mA
$V_{\mathrm{ID0-4}}$	Voltage ID DAC Inputs	6V	-0.3V	1mA	10μΑ
GATE(H)	High-Side FET Driver	20V	-0.3V	1.5A Peak; 200mA DC	1.5A Peak; 200mA DC
GATE(L)	Low-Side FET Driver	20V	-0.3V	1.5A Peak; 200mA DC	1.5A Peak; 200mA DC
ENABLE	Enable Input	6V	-0.3V	$100\mu\mathrm{A}$	1mA
PWRGD	Power-Good Output	6V	-0.3V	10μΑ	30mA
PGnd	Power Ground	0V	0V	1.5A Peak 200mA DC	N/A
LGnd	Logic Ground	0 V	0V	100mA	N/A

		Package Pin Description
	918 (53.048)	EDV.681.03
1,2,3,4,6	V_{ID0} - V_{ID4}	Voltage ID DAC inputs. These pins are internally pulled up to 5V if left open. $V_{\rm ID4}$ selects the DAC range. When $V_{\rm ID4}$ is high (logic one), the Error Amp reference range is 2.14V to 3.54V with 100mV increments. When $V_{\rm ID4}$ is low (logic zero), the Error amp reference voltage is 1.34V to 2.09V with 50mV increments.
5	SS	Soft Start Pin. A capacitor from this pin to LGnd sets the Soft Start and fault timing.
7	C_{OFF}	Off-Time Capacitor Pin. A capacitor from this pin to LGnd sets both the normal and extended off time.
8	ENABLE	Output Enable Input. This pin is internally pulled up to 1.8V. A logic Low $(<0.8V)$ on this pin disables operation and places the CS-5165H into a low current sleep mode.
9	V _{CC}	Input Power Supply Pin.
10	GATE(H)	High Side Switch FET driver pin.
11	PGnd	High Current ground for the GATE(H) and GATE(L) pins.
12	GATE(L)	Low Side Synchronous FET driver pin.
13	PWRGD	Power Good Output. Open collector output drives low when V_{FB} is out of regulation. Active when ENABLE input is low
14	LGnd	Reference ground. All control circuits are referenced to this pin.
15	СОМР	Error Amp output. PWM Comparator reference input. A capacitor to LGnd provides Error Amp compensation.
16	V_{FB}	Error Amp, PWM Comparator, and Low V _{FB} Comparator feedback input.

Electrical Characteristics: $0^{\circ}\text{C} < \text{T}_{\text{A}} < 70^{\circ}\text{C}$; $0^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}$; $8\text{V} < \text{V}_{\text{CC}} < 20\text{V}$; 2.8V DAC Code ($\text{V}_{\text{ID4}} = \text{V}_{\text{ID2}} = \text{V}_{\text{ID1}} = \text{V}_{\text{ID3}} = 0$), $\text{C}_{\text{GATE(H)}} = \text{C}_{\text{GATE(L)}} = 3.3\text{nF}$, $\text{C}_{\text{OFF}} = 330\text{pF}$, $\text{C}_{\text{SS}} = 0.1\mu\text{F}$; Unless otherwise stated.

PARAMETER	FESTERSTREET	VIII	19.1		101516
■ V _{CC} Supply Current					
Operating	$1V < V_{FB} < V_{DAC} \text{ (max on-time)}$ No. 1, and 2, and 3, a		12	20	mA
Sleep Mode	No Loads on Gate(H) and Gate(L) ENABLE = 0V, 8V< V _{CC} <14V		300	600	μΑ
■ V _{CC} Monitor					
Start Threshold	GATE(H) Switching	3.75	3.95	4.15	V
Stop Threshold Hysteresis	GATE(H) not switching Start - Stop	3.65	3.87 80	4.05	V mV
■ Error Amplifier					
V _{FB} Bias Current	$V_{FB} = 0V$		0.1	1.0	μΑ
COMP Source Current	COMP = 1.2V to 3.6V; $V_{FB} = 2.7V$	15	30	60	μΑ
COMP CLAMP Voltage	$V_{FB} = 2.7V$, Adjust COMP voltage for	r 0.85	1.0	1.15	V
	Comp current = 50μ A		***************************************		
COMP Clamp Current COMP Sink Current	COMP = $0V$ $V_{COMP} = 1.2V$; $V_{FB} = 3V$; $V_{SS} > 2.5V$	0.4 180	1.0 400	1.6 800	mA μA
Open Loop Gain Unity Gain Bandwidth	Note 1 Note 1	50 0.5	60 2		dB MHz
PSRR @ 1kHZ	Note 1	60	85		dB
■ GATE(H) and GATE(L)					
High Voltage at 100mA	Measure V _{CC} -GATE		1.2	2.0	$\overline{}$
Low Voltage at 100mA	Measure GATE		1.0	1.5	V
Rise Time	1.6V < GATE < (V _{CC} - 2.5V),			***************************************	
	$8V < V_{CC} < 14V$		40	80	ns
Fall Time	(V _{CC} - 2.5V) > GATE > 1.6V, 8V < V _{CC} < 14V		40	80	ns
GATE(H) to GATE(L) Delay	GATE(H) < 2V, GATE(L) > 2V,				
	$8V < V_{CC} < 14V$	30	65	100	ns
GATE(L) to GATE(H) Delay					
	8V < V _{CC} < 14V	30	65	100	ns
GATE pull-down	Resistance to PGnd (note 1)	20	50	115	kΩ
■ Fault Protection					
SS Charge Time	$V_{FB} = 0V$	1.6	3.3	5.0	ms
SS Pulse Period	$V_{FB} = 0V$	25	100	200	ms
SS Duty Cycle	(Charge Time/Period) \times 100	1.0	3.3	6.0	%
SS Comp Clamp Voltage	$V_{FB} = 2.7V, V_{SS} = 0V$	0.50	0.95	1.10	V
V _{FB} Low Comparator	Increase V_{FB} till no SS pulsing and normal Off-time.	0.9	1.0	1.1	V
■ PWM Comparator					
Transient Response	V_{FB} = 1.2 to 5V 500ns after GATE(H) (after Blanking time) to GATE(H) = (V_{CC} - 1V) to 1V,				
	$8\mathrm{V} < \mathrm{V}_{\mathrm{CC}} < 14\mathrm{V}$		100	150	ns

 $Electrical\ Characteristics:\ 0^{\circ}C < T_A < 70^{\circ}C;\ 0^{\circ}C < T_J < 125^{\circ}C;\ 8V < V_{CC} < 20V;$ $2.8V\ DAC\ Code\ (V_{ID4}=V_{ID2}=V_{ID1}=V_{ID0}=1,\ V_{ID3}=0),\ C_{GATE(H)}=C_{GATE(L)}=3.3nF,\ C_{OFF}=330pF,\ C_{SS}=0.1\mu F;\ Unless\ otherwise\ stated.$

PARAMETER						1,111	101	V. 1		
Minimum Pulse Width (Blanking Time)				idth .	Drive V_{FB} 1.2 to 5V upon GATE(H) rising edge (> V_{CC} -1V), measure GATE(H) pulse width, $8V < V_{CC} < 14V$	50	150	250	ns	
■ C ₍	OFF									
		l Off-	Time		$V_{FB} = 2.7V$	1.0	1.6	2.3	μs	
Ex	tend	ed Of	f-Time	3	$V_{SS} = V_{FB} = 0V$	5.0	8.0	12.0	μs	
∎ Ti	me-C	Out Ti	imer							
Ti	me-C	Out Ti	me		$V_{FB} = 2.7V$, Measure		-			
					GATE(H) Pulse Width	10	30	50	μs	
Fa	ult E	outy (lycle		$V_{FB} = 0V$	30	50	70	%	
■ Er	ıable	Inpu	ıt							
Eì	NABI	LE Th	reshol	d Note 1)	GATE(H) Switching ENABLE-to-GATE(H) < 2V	0.8	1.15 3	1.30	V μs	
00000000000	00000000 0 0	Curi Volt	000000000000000		ENABLE = 0V No load on ENABLE pin	3 1,30	7 1.8	15 3	μA V	
In	put F	Resista	ance		ENABLE = 5V,					
					$R = (5V-V_{PULLUP})/I_{ENABLE}$	10	20	50	$k\Omega$	
		T 1	ntifica	ntion DA	r					
v	oltag	ze Ide								
		•		ept 11111		-1		+1	%	
Accu	racy	(all co		æpt 11111				+1		
Accu	racy	(all co	des exc	æpt 11111	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505	3.540	+1 3.575	V	
Accu ⁷ ID4	racy ((all co V _{ID2}	des exc V _{ID1}	cept 11111 V _{ID0} 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406	3.440		V V	
Accu ID4 1	racy (V _{ID3}	(all coo V _{ID2} 0 0	des exc V _{ID1} 0 0	cept 11111 V _{ID0} 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307	3.440 3.340	3.575	V V V	
1 1	racy (V _{ID3}	(all cool V _{ID2}	des exc V _{ID1} 0 0 1	rept 11111 V _{ID0} 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208	3.440	3.575 3.474	V V V	
Accu 7 _{ID4} 1 1	racy (V _{ID3}	(all coo V _{ID2} 0 0	des exc V _{ID1} 0 0	vept 11111 V _{ID0} 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307	3.440 3.340	3.575 3.474 3.373 3.272 3.171	V V V V	
1 1 1 1 1	racy (V _{ID3} 0 0 0 0	(all co v _{ID2} 0 0 0 0 1	des exc V _{ID1} 0 0 1 1 0	rept 11111 V _{ID0} 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010	3.440 3.340 3.240 3.140 3.040	3.575 3.474 3.373 3.272 3.171 3.070	V V V V V	
7 iD4 1 1 1 1 1 1 1 1 1	0 0 0 0 0	(all coops V _{ID2} 0 0 0 0 1	des exc V _{ID1} 0 0 1 1	Pept 111111 V _{ID0} 0 1 0 1 0 1 0 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911	3.440 3.340 3.240 3.140 3.040 2.940	3.575 3.474 3.373 3.272 3.171 3.070 2.969	V V V V V V	
1 1 1 1 1 1 1	0 0 0 0 0	(all co v _{ID2} 0 0 0 0 1	des exc V _{ID1} 0 0 1 1 0	vept 11111 V _{ID0} 0 1 0 1 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010	3.440 3.340 3.240 3.140 3.040	3.575 3.474 3.373 3.272 3.171 3.070	V V V V V V	
1 1 1 1 1 1 1 1	0 0 0 0 0 0	(all cooperations) (all cooperat	des exc V _{ID1} 0 0 1 1 0 0	Pept 111111 V _{ID0} 0 1 0 1 0 1 0 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911	3.440 3.340 3.240 3.140 3.040 2.940	3.575 3.474 3.373 3.272 3.171 3.070 2.969	V V V V V V V	
1 1 1 1 1 1 1 1 1	V _{ID3} 0 0 0 0 0 0 0 0 0	(all coo	des exc V _{ID1} 0 0 1 1 0 0	Pept 11111 V _{ID0} 0 1 0 1 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812	3.440 3.340 3.240 3.140 3.040 2.940 2.840	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868	V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	racy (V _{ID3} 0 0 0 0 0 0 0	(all coo V _{ID2} 0 0 0 1 1 1	des exc V _{ID1} 0 0 1 1 0 0 1 1	Pept 111111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 0 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767	V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	racy (V _{ID3} 0 0 0 0 0 0 0 1 1 1	(all coordinates) (all coordin	des exc V _{ID1} 0 0 1 1 0 0 1 1 0	Dept 11111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666	V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	racy (V _{ID3} 0 0 0 0 0 0 0 1 1 1 1 1	(all cooks V _{ID2} 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0	Pept 11111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565	V V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 Tacy V _{ID3} 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0	Dept 11111 VIDO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.240	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464	V V V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 Tacy (V _{ID3} 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	(all co	$\begin{array}{c} \text{des exc} \\ V_{ID1} \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0$	Pept 11111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363	V V V V V V V V V V V V V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 Tacy V _{ID3} 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 0 1	Dept 11111 VIDO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.240	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262	V V V V V V V V V V V V V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	V _{ID3} 0 0 0 0 0 0 0 1 1 1 1 1 1	(all cook V _{ID2} 0 0 0 0 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Pept 11111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.240 2.140	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161	V V V V V V V V V V V V V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	racy V _{ID3} 0 0 0 0 0 0 0 0 1 1 1 1 1 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Pept 11111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119 2.069	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.240 2.140 2.090	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161 2.111	V V V V V V V V V V V V V V V V V V V	
7 ID4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 Tacy (V _{ID3} 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Pept 11111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119 2.069 2.020	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.240 2.140 2.090 2.040	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161 2.111 2.060	V V V V V V V V V V V V V V V V V V V	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	racy V _{ID3} 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Dept 11111 VIDO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119 2.069 2.020 1.970	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.240 2.140 2.090 2.040 1.990	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161 2.111 2.060 2.010	V V V V V V V V V V V V V V V V V V V	
Accuu / ID4	racy V _{ID3} 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Dept 11111 VIDO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119 2.069 2.020 1.970 1.921	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.140 2.240 2.140 2.090 2.040 1.990 1.940	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161 2.111 2.060 2.010 1.959	V V V V V V V V V V V V V V V V V V V	
Accuu / _{ID4} 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0	racy V _{ID3} 0 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Dept 11111 V _{ID0} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119 2.069 2.020 1.970 1.921 1.871	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.140 2.340 2.140 2.090 2.040 1.990 1.940 1.890	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161 2.111 2.060 2.010 1.959 1.909	V V V V V V V V V V V V V V V V V V V	
Accuu 7/ID4 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0	racy V _{ID3} 0	(all co	$\begin{array}{c} \text{des exc} \\ V_{ID1} \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0$	Dept 11111 VIDO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119 2.069 2.020 1.970 1.921 1.871 1.822	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.140 2.090 2.040 1.990 1.940 1.890 1.840	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161 2.111 2.060 2.010 1.959 1.909 1.858	V V V V V V V V V V V V V V V V V V V	
7 _{ID4} 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0	racy V _{ID3} 0	(all co	des exc V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Dept 11111 VIDO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Measure $V_{FB} = COMP (C_{OFF} = 0V)$	3.505 3.406 3.307 3.208 3.109 3.010 2.911 2.812 2.713 2.614 2.515 2.416 2.317 2.218 2.119 2.069 2.020 1.970 1.921 1.871 1.822 1.772	3.440 3.340 3.240 3.140 3.040 2.940 2.840 2.740 2.640 2.540 2.440 2.340 2.140 2.090 2.040 1.990 1.890 1.840 1.790	3.575 3.474 3.373 3.272 3.171 3.070 2.969 2.868 2.767 2.666 2.565 2.464 2.363 2.262 2.161 2.111 2.060 2.010 1.959 1.909 1.858 1.808	V V V V V V V V V V V V V V V V V V V	

$Electrical \ Characteristics: 0°C < T_A < 70°C; 0°C < T_J < 125°C; 8V < V_{CC} < 20V; \\ 2.8V \ DAC \ Code \ (V_{ID4} = V_{ID2} = V_{ID1} = V_{ID0} = 1, \ V_{ID3} = 0), \ C_{GATE(H)} = C_{GATE(L)} = 3.3nF, \ C_{OFF} = 330pF, \ C_{SS} = 0.1 \mu F; \ Unless \ otherwise \ stated.$

******		***********	************			N N I	***************************************		
ID4	V_{ID3}	$V_{\rm ID2}$	$V_{\rm ID1}$	$V_{\rm ID0}$					
0	1	0	1	0		1.574	1.590	1.606	V
0	1	0	1	1		1.525	1.540	1.555	V
0	1	1	0	0		1.475	1.490	1.505	V
0	1	1	0	1		1.426	1.440	1.455	V
0	1	1	1	0		1.376	1.390	1.405	V
0	1	1	1	1		1.327	1.340	1.353	V
1	1	1	1	1		1.223	1.247	1.273	V
In	put T	hresh	old		$V_{\mathrm{ID4}}, V_{\mathrm{ID3}}, V_{\mathrm{ID2}}, V_{\mathrm{ID1}}, V_{\mathrm{ID0}}$	1.000	1.250	2.400	V
				stance	$V_{\rm ID4}, V_{\rm ID3}, V_{\rm ID2}, V_{\rm ID1}, V_{\rm ID0}$	25	50	100	kΩ
In	put P	ull-uj	Volt	age		4.85	5.00	5.15	V
Po	wer	Good	Outp	ut					
Lc	w to	High	Delay		$V_{FB} = (0.8 \times V_{DAC})$ to V_{DAC}	30	65	110	μs
Hi	gh to	Low	Delay	7	$V_{FB} = V_{DAC}$ to $(0.8 \times V_{DAC})$	30	75	120	μs
Οι	ıtput	Low	Volta	ge	$V_{FB} = 2.4V$, $I_{PWRGD} = 500\mu A$		0.2	0.3	V
Sink Current Limit $V_{FB} = 2.4V$, PWRGD = 1V						0.5	4.0	15.0	mA

811 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8						10175105510551018			0.0000000000000000000000000000000000000			
					MIN	7.77	777.1				UKUT	
of N	omin	al DA	C Ou	ıtput	-12	-8.5	-5	5	8.5	12	%	
DA	c co	DE										
		V_{ID2}	$V_{\rm ID1}$	V_{ID0}								
1	0	0	0	0	3.115	3.239	3.363	3.717	3.841	3.965	V	
1	0	0	0	1	3.027	3.148	3.268	3.612	3.732	3.853	V	
1	0	0	1	0	2.939	3.056	3.173	3.507	3.624	3.741	V	
1	0	0	1	1	2.851	2.965	3.078	3.402	3.515	3.629	V	
1	0	1	0	0	2.763	2.873	2.983	3.297	3.407	3.517	V	
1	0	1	0	1	2.675	2.782	2.888	3.192	3.298	3.405	V	
1	0	1	1	0	2.587	2.690	2.793	3.087	3.190	3.293	V	
1	0	1	1	1	2.499	2.599	2.698	2.982	3.081	3.181	V	
1	1	0	0	0	2.411	2.507	2.603	2.877	2.973	3.069	V	
1	1	0	0	1	2.323	2.416	2.508	2.772	2.864	2.957	V	
1	1	0	1	0	2.235	2.324	2.413	2.667	2.756	2.845	V	
1	1	0	1	1	2.147	2.233	2.318	2,562	2.647	2.733	v	
1	1	1	0	0	2.059	2.141	2.223	2.457	2.539	2.621	V	
1	1	1	0	1	1.971	2.050	2.128	2.352	2.430	2.509	V	
1	1	1	1	0	1.883	1.958	2.033	2.250	2.322	2.397	V	
0	0	0	0	0	1.839	1.912	1.986	2.195	2.268	2.341	V	
0	0	0	0	1	1.795	1.867	1.938	2.142	2.213	2.285	V	
0	0	0	1	0	1.751	1.821	1.810	2.090	2.159	2.229	V	
0	0	0	1	1	1.707	1.775	1.843	2.037	2.105	2.173	V	
0	0	1	0	0	1.663	1.729	1.796	1.985	2.051	2.117	V	
0	0	1	0	1	1.619	1.684	1.748	1.932	1.996	2.061	V	
0	0	1	1	0	1.575	1.638	1.701	1.880	1.942	2.005	V	
0	0	1	1	1	1.531	1.592	1.653	1.827	1.888	1.949	V	

111111	SHC	ED A	COLI					·			
% of No	omin	al DA	AC Ou	ıtput	-12	-8.5	-5	5	8.5	12	%
■ DAC	CO	DE					_	-		-	
V_{ID4}	$V_{\rm ID3}$	V_{ID2}	$V_{\rm ID1}$	$V_{\rm ID0}$							
0	1	0	0	0	1.487	1.546	1.606	1 <i>.7</i> 75	1.834	1.893	V
0	1	0	0	1	1.443	1.501	1.558	1.722	1.779	1.837	V
0	1	0	1	0	1.399	1.455	1.511	1.670	1.725	1.781	V
0	1	0	1	1	1.355	1.409	1.463	1.617	1.671	1.724	V
0	1	1	0	0	1.311	1.363	1.416	1.565	1.617	1.669	V
0	1	1	0	1	1.267	1.318	1.368	1.512	1.562	1.613	V
0	1	1	1	0	1.223	1.272	1.321	1.460	1.508	1.557	ν
0	1	1	1	1	1.179	1.226	1.273	1.407	1.454	1.501	V
1	1	1	1	1	1.097	1.141	1.185	1.309	1.353	1.397	V

Note 1: Guaranteed by design, not 100% tested in production.

Block Diagram V_{CC} 1 V_{CC} Monitor 20k ENABLE (3.95V 3.87V Circuit Bias V_{GATE(H)} Enable Comparator SS Low Comparator 5V FAULT PGnd FAULT = 0.7V $60 \mu \text{A}$ FAULT V_{CC} SS High Comparator Latch SS $2\mu \text{A}$ ÇVGATE(L) 2.5V COMP(V_{ID0}C Error Amplifier ĴPGnd 5 BIT V_{ID2} DAC PWM Comp GATE(H) = ON VID3 Maximum On-Time Timeout V_{ID4}C GATE(H) = OFFPWM Comparator -8.5%<u>=</u> +8.5%<u>=</u> COFF PWM Normal Off-Time One Shot ეc_{off} Extended Off-Time Timeout Off-Time Timeout PWRGD (65μs Delay Time Out Edge Triggered V_{FB} Timer (30µs) V_{FB} Low Comparator LGnd (

V2TM Control Method

The V^{2TM} method of control uses a ramp signal that is generated by the ESR of the output capacitors. This ramp is proportional to the AC current through the main inductor and is offset by the value of the DC output voltage. This control scheme inherently compensates for variation in either line or load conditions, since the ramp signal is generated from the output voltage itself. This control scheme differs from traditional techniques such as voltage mode, which generates an artificial ramp, and current mode, which generates a ramp from inductor current.




Figure 1: V^{2TM} Control Diagram

The $V^{2^{TM}}$ control method is illustrated in Figure 1. The output voltage is used to generate both the error signal and the ramp signal. Since the ramp signal is simply the output voltage, it is affected by any change in the output regardless of the origin of that change. The ramp signal also contains the DC portion of the output voltage, which allows the control circuit to drive the main switch to 0% or 100% duty cycle as required.

A change in line voltage changes the current ramp in the inductor, affecting the ramp signal, which causes the $V^{\rm 2TM}$ control scheme to compensate the duty cycle. Since the change in inductor current modifies the ramp signal, as in current mode control, the $V^{\rm 2TM}$ control scheme has the same advantages in line transient response.

A change in load current will have an affect on the output voltage, altering the ramp signal. A load step immediately changes the state of the comparator output, which controls the main switch. Load transient response is determined only by the comparator response time and the transition speed of the main switch. The reaction time to an output load step has no relation to the crossover frequency of the error signal loop, as in traditional control methods.

The error signal loop can have a low crossover frequency, since transient response is handled by the ramp signal loop. The main purpose of this "slow" feedback loop is to provide DC accuracy. Noise immunity is significantly

improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered.

Line and load regulation are drastically improved because there are two independent voltage loops. A voltage mode controller relies on a change in the error signal to compensate for a deviation in either line or load voltage. This change in the error signal causes the output voltage to change corresponding to the gain of the error amplifier, which is normally specified as line and load regulation. A current mode controller maintains fixed error signal under deviation in the line voltage, since the slope of the ramp signal changes, but still relies on a change in the error signal for a deviation in load. The V^{2TM} method of control maintains a fixed error signal for both line and load variation, since the ramp signal is affected by both line and load.

Constant Off-Time

To maximize transient response, the CS-5165H uses a Constant Off-Time method to control the rate of output pulses. During normal operation, the Off-Time of the high side switch is terminated after a fixed period, set by the $C_{\rm OFF}$ capacitor. To maintain regulation, the $V^{\rm 2TM}$ Control Loop varies switch On-Time. The PWM comparator monitors the output voltage ramp, and terminates the switch On-Time.

Constant Off-Time provides a number of advantages. Switch duty Cycle can be adjusted from 0 to 100% on a pulse-by pulse basis when responding to transient conditions. Both 0% and 100% Duty Cycle operation can be maintained for extended periods of time in response to Load or Line transients. PWM Slope Compensation to avoid sub-harmonic oscillations at high duty cycles is avoided.

Switch On-Time is limited by an internal 30μ s (typical) timer, minimizing stress to the Power Components.

Programmable Output

The CS-5165H is designed to provide two methods for programming the output voltage of the power supply. A five bit on board digital to analog converter (DAC) is used to program the output voltage within two different ranges. The first range is 2.14V to 3.54V in 100mV steps, the second is 1.34V to 2.09V in 50mV steps, depending on the digital input code. If all five bits are left open, the CS-5165H enters adjust mode. In adjust mode, the designer can choose any output voltage by using resistor divider feedback to the $V_{\rm FB}$ pin, as in traditional controllers. The CS-5165H is specifically designed to meet or exceed Intel's Pentium® II specifications.

Start-up

Until the voltage on the V_{CC} Supply pin exceeds the 3.95V monitor threshold, the Soft Start and Gate pins are held low. The Fault latch is Reset (no Fault condition). The output of the Error Amp (COMP) is pulled up to 1V by the Comp Clamp. When the V_{CC} pin exceeds the monitor

threshold, the GateH output is activated, and the Soft Start Capacitor begins charging. The GateH output will remain on, enabling the NFET switch, until terminated by either the PWM Comparator, or the Maximum On-Time Timer.

If the Maximum On-Time is exceeded before the regulator output voltage achieves the 1V level, the pulse is terminated. The GateH pin drives low, and the GateL pin drives high for the duration of the Extended Off-Time. This time is set by the Time-out Timer and is approximately equal to the Maximum On-Time, resulting in a 50% Duty Cycle. The GateL Pin will then drive low, the GateH pin will drive high, and the cycle repeats.

When regulator output voltage achieves the 1V level present at the Comp pin, regulation has been achieved and normal Off-Time will ensue. The PWM comparator terminates the switch On-Time, with Off-Time set by the C_{OFF} Capacitor. The $V^{2^{TM}}$ control loop will adjust switch Duty Cycle as required to ensure the regulator output voltage tracks the output of the Error Amp.

The Soft Start and Comp capacitors will charge to their final levels, providing a controlled turn-on of the regulator output. Regulator turn-on time is determined by the Comp capacitor charging to its final value. Its voltage is limited by the Soft Start Comp clamp and the voltage on the Soft start pin.

Power Supply Sequencing

The CS-5165H offers inherent protection from undefined start-up conditions, regardless of the 12V and 5V supply power-up sequencing. The turn-on slew rates of the 12V and 5V power supplies can be varied over wide ranges without affecting the output voltage or causing detrimental effects to the buck regulator.




Figure 2: Demonstration board start up in response to increasing 12V and 5V input voltages. Extended off time is followed by normal off time operation when output voltage achieves regulation to the error amplifier output.




Figure 3: Demonstration board start up waveforms.




Figure 4: Demonstration board enable start up waveforms.

Normal Operation

During Normal operation, Switch Off-Time is constant and set by the $C_{\rm OFF}$ capacitor. Switch On-Time is adjusted by the $V^{\rm 2TM}$ Control loop to maintain regulation. This results in changes in regulator switching frequency, duty cycle, and output ripple in response to changes in load and line. Output voltage ripple will be determined by inductor ripple current and the ESR of the output capacitors (see figures 5 & 6).




Figure 5: Normal Operation showing Output Inductor Ripple Current and Output Voltage Ripple, 0.5A Load, V_{OUT} = +2.84V (DAC = 10111)




Figure 6: Normal Operation showing Output Inductor Ripple Current and Output Voltage Ripple, $I_{LOAD} = 14A$, $V_{OUT} = +2.84V$ (DAC = 10111)

Transient Response

The CS-5165H V^{2™} Control Loop's 100ns reaction time provides unprecedented transient response to changes in input voltage or output current. Pulse-by-pulse adjustment of duty cycle is provided to quickly ramp the inductor current to the required level. Since the inductor current cannot be changed instantaneously, regulation is maintained by the output capacitor(s) during the time required to slew the inductor current.

Overall load transient response is further improved through a feature called "Adaptive Voltage Positioning". This technique pre-positions the output capacitors voltage to reduce total output voltage excursions during changes in load.

Holding tolerance to 1% allows the error amplifiers reference voltage to be targeted +40mV high without compromising DC accuracy. A "Droop Resistor", implemented through a PC board trace, connects the Error Amps feedback pin (VFB) to the output capacitors and load and carries the output current. With no load, there is no DC drop across this resistor, producing an output voltage tracking the Error amps, including the +40mV offset. When the full load current is delivered, an 80mV drop is developed across this resistor. This results in output voltage being offset -40mV low.

The result of Adaptive Voltage Positioning is that additional margin is provided for a load transient before reaching the output voltage specification limits. When load current suddenly increases from its minimum level, the output capacitor is pre-positioned +40mV. Conversely, when load current suddenly decreases from its maximum level, the output capacitor is pre-positioned -40mV (see figures 7, 8, and 9). For best Transient Response, a combination of a number of high frequency and bulk output capacitors are usually used.

If the Maximum On-Time is exceeded while responding to a sudden increase in Load current, a normal off-time occurs to prevent saturation of the output inductor.




Figure 7: Output Voltage Transient Response to a 14A load pulse, V_{OUT} = +2.84V (DAC = 10111).




Figure 8: Output Voltage Transient Response to a 14A load step, V_{OUT} = +2.84V(DAC = 10111).




Figure 9: Output Voltage Transient Response to a 14A load turn-off, V_{OUT} = +2.84V (DAC = 10111).

Protection and Montioring Features

Short Circuit Protection

A lossless hiccup mode short circuit protection feature is provided, requiring only the Soft Start capacitor to implement. If a short circuit condition occurs the V_{FB} low comparator sets the FAULT latch. This causes the top FET to shut off, disconnecting the regulator from its input voltage. The Soft Start capacitor is then slowly discharged by a $2\mu A$ current source until it reaches its lower 0.7V threshold. The regulator will then attempt to restart normally, operating in its extended off time mode with a 50% duty cycle, while the Soft Start capacitor is charged with a $60\mu A$ charge current.

If the short circuit condition persists, the regulator output will not achieve the 1V low V_{FB} comparator threshold before the Soft Start capacitor is charged to its upper 2.5V

threshold. If this happens the cycle will repeat itself until the short is removed. The Soft Start charge/discharge current ratio sets the duty cycle for the pulses $(2\mu A/60\mu A = 3.3\%)$, while actual duty cycle is half that due to the extended off time mode (1.65%).

This protection feature results in less stress to the regulator components, input power supply, and PC board traces than occurs with constant current limit protection (see Figures 10 and 11).

If the short circuit condition is removed, output voltage will rise above the 1V level, preventing the FAULT latch from being set, allowing normal operation to resume.




Figure 10: Demonstration board hiccup mode short circuit protection. Gate pulses are delivered while the Soft Start capacitor charges, and cease during discharge.




Figure 11: Demonstration board Start up with regulator output shorted to ground.

Overvoltage Protection

Overvoltage protection (OVP) is provided as result of the normal operation of the V^{2TM} control topology and requires no additional external components. The control loop responds to an overvoltage condition within 100ns, causing the top MOSFET to shut off, disconnecting the regulator from its input voltage. The bottom MOSFET is then activated, resulting in a "crowbar" action to clamp the output voltage and prevent damage to the load (see Figures 12 and 13). The regulator will remain in this state until the overvoltage condition ceases or the input voltage is pulled low. The bottom FET and board trace must be properly designed to implement the OVP function. If a dedicated OVP output is required, it can be implemented using the circuit in figure 14. In this figure the OVP signal will go high (overvoltage condition), if the output voltage (V_{CORE}) exceeds 20% of the voltage set by the particular DAC code and provided that PWRGD is low. It is also required that the overvoltage condition be present for at least the PWRGD delay time for the OVP signal to be activated. The resistor values shown in figure 14 are for $V_{DAC} = +2.8V$ (DAC = 10111). The V_{OVP} (overvoltage trip-point) can be set using the following equation:

$$V_{OVP} = V_{BEQ3} \left(1 + \frac{R2}{R1} \right)$$




Figure 12: OVP response to an input-to-output short circuit by immediately providing 0% duty cycle, crow-barring the input voltage to ground.




Figure 13: OVP response to an input-to-output short circuit by pulling the input voltage to ground.




Figure 14: Circuit to implement a dedicated OVP output using the CS-5165H.

Output Enable Circuit

The Enable pin (pin 8) is used to enable or disable the regulator output voltage, and is consistent with TTL DC specifications. It is internally pulled-up. If pulled low (below 0.8V), the output voltage is disabled. At the same time the Power Good and Soft Start pins are pulled low, so that when normal operation resumes power-up of the CS-5165H goes through the Soft Start sequence. Upon pulling the Enable pin low, the internal IC bias is completely shut off, resulting in total shutdown of the Controller IC.

Power Good Circuit

The Power Good pin (pin 13) is an open-collector signal consistent with TTL DC specifications. It is externally pulled -up, and is pulled low (below 0.3V) when the regulator output voltage typically exceeds \pm 8.5% of the nominal output voltage. Maximum output voltage deviation before Power Good is pulled low is \pm 12%.




Figure 15: PWRGD signal becomes logic high as V_{OUT} enters -8.5% of lower PWRGD threshold, V_{OUT} = +2.84V (DAC = 10111)




Figure 16: Power Good response to an out of regulation condition.

Figure 16 shows the relationship between the regulated output voltage V_{FB} and the Power Good signal. To prevent Power Good from interrupting the CPU unnecessarily, the CS-5165H has a built-in delay to prevent noise at the V_{FB} pin from toggling Power Good. The internal time delay is designed to take about $75\mu s$ for Power Good to go low and $65\mu s$ for it to recover. This allows the Power Good signal to be completely insensitive to out of regulation conditions that are present for a duration less than the built in delay (see figure 17).

It is therefore required that the output voltage attains an out of regulation or in regulation level for at least the builtin delay time duration before the Power Good signal can change state.




Figure 17: Power Good is insensitive to out of regulation conditions that are present for a duration less than the built in delay.

Selecting External Components

The CS-5165H buck regulator can be used with a wide range of external power components to optimize the cost and performance of a particular design. The following information can be used as general guidelines to assist in their selection.

NFET Power Transistors

Both logic level and standard FETs can be used. The reference designs derive gate drive from the 12V supply which is generally available in most computer systems and utilize logic level FETs. A charge pump may be easily implemented to permit use of standard FET's or support 5V or 12V only systems (maximum of 20V). Multiple FET's may be paralleled to reduce losses and improve efficiency and thermal management.

Voltage applied to the FET gates depends on the application circuit used. Both upper and lower gate driver outputs are specified to drive to within 1.5V of ground when in the low state and to within 2V of their respective bias supplies when in the high state. In practice, the FET gates will be driven rail to rail due to overshoot caused by the capacitive load they present to the controller IC. For the typical application where V_{CC} = 12V and 5V is used as the source for the regulator output current, the following gate drive is provided:

 $V_{GS (TOP)} = 12V - 5V = 7V$, $V_{GS(BOTTOM)} = 12V$ (see Figure 18).




Figure 18: Gate drive waveforms depicting rail to rail swing.




Figure 19: Normal Operation showing the guaranteed Non-Overlap time between the High and Low - Side MOSFET Gate Drives, I_{LOAD} = 14A.

The CS-5165H provides adaptive control of the external NFET conduction times by guaranteeing a typical 65ns non-overlap between the upper and lower MOSFET gate drive pulses. This feature eliminates the potentially catastrophic effect of "shoot-through current", a condition during which both FETs conduct causing them to overheat, self-destruct, and possibly inflict irreversible damage to the processor.

The most important aspect of FET performance is RDS_{ON}, which effects regulator efficiency and FET thermal management requirements.

The power dissipated by the MOSFETs may be estimated as follows:

Switching MOSFET:

$$Power = I_{LOAD}^2 \times RDS_{ON} \times duty \ cycle$$

Synchronous MOSFET:

Power =
$$I_{LOAD}^2 \times RDS_{ON} \times (1 - duty cycle)$$

Duty Cycle =

$$V_{OUT} + (I_{LOAD} \times RDS_{ON OF SYNCH FET})$$

 $V_{IN} + (I_{LOAD} \times RDS_{ON OF SYNCH FET}) - (I_{LOAD} \times RDS_{ON OF SWITCH FET})$

Off Time Capacitor (COFF)

The C_{OFF} timing capacitor sets the regulator off time:

$$T_{OFF} = C_{OFF} \times 4848.5$$

The preceding equation for Duty Cycle can also be used to calculate the regulator switching frequency and select the C_{OFF} timing capacitor:

$$C_{OFF} = \frac{Period \times (1-Duty Cycle)}{4848.5}$$

where

$$period = \frac{1}{\text{switching frequency}}$$

Schottky Diode for Synchronous FET

For synchronous operation, A Schottky diode may be placed in parallel with the synchronous FET to conduct the inductor current upon turn off of the switching FET to improve efficiency. The CS-5165H reference circuit does not use this device due to its excellent design. Instead, the body diode of the synchronous FET is utilized to reduce cost and conducts the inductor current. For a design operating at 200kHz or so, the low non-overlap time combined with Schottky forward recovery time may make the benefits of this device not worth the additional expense. The power dissipation in the synchronous MOSFET due to body diode conduction can be estimated by the following equation:

 $Power = V_{bd} \times I_{LOAD} \times conduction \ time \times switching \ frequency$

Where V_{bd} = the forward drop of the MOSFET body diode. For the CS-5165H demonstration board:

 $Power = 1.6V \times 14.2A \times 100ns \times 200kHz = 0.45W$

This is only 1.1% of the 40W being delivered to the load.

"Droop" Resistor for Adaptive Voltage Positioning

Adaptive voltage positioning is used to help keep the output voltage within specification during load transients. To implement adaptive voltage positioning a "Droop Resistor" must be connected between the output inductor and output capacitors and load. This resistor carries the full load current and should be chosen so that both DC and AC tolerance limits are met. An embedded PC trace resistor has the distinct advantage of near zero cost implementation. However, this droop resistor can vary due to three reasons: 1) the sheet resistivity variation causes the thickness of the PCB layer to vary. 2) the mismatch of L/W, and 3) temperature variation.

1) Sheet Resistivity

for one ounce copper, the thickness variation is typically 1.15 mil to 1.35 mil. Therefore the error due to sheet resistivity is:

$$\frac{1.35 - 1.15}{1.25} = 16\%$$

2) Mismatch due to L/W

The variation in L/W is governed by variations due to the PCB manufacturing process that affect the geometry and the power dissipation capability of the droop resistor. The error due to L/W mismatch is typically 1%

3) Thermal Considerations

Due to $I^2 \times R$ power losses the surface temperature of the droop resistor will increase causing the resistance to increase. Also, the ambient temperature variation will contribute to the increase of the resistance, according to the formula:

$$R = R_{20} [1 + \alpha_{20}(T-20)]$$

where:

 R_{20} = resistance at 20°C

$$\alpha = \frac{0.00393}{^{\circ}C}$$

T= operating temperature

R = desired droop resistor value

For temperature $T = 50^{\circ}C$,

the % R change = 12%

Droop Resistor Tolerance

In order to determine the droop resistor value the nominal voltage drop across it at full load has to be calculated. This voltage drop has to be such that the output voltage full load is above the minimum DC tolerance spec.

$$V_{DROOP(TYP)} = \frac{[V_{DAC(MIN)} - V_{DC(MIN)}]}{1 + R_{DROOP(TOLERANCE)}}$$

Example: for a 300MHz Pentium[®]II, the DC accuracy spec is $2.74 < V_{CC(CORE)} < 2.9V$, and the AC accuracy spec is $2.67V < V_{CC(CORE)} < 2.93V$. The CS-5165H DAC output voltage is $+2.812V < V_{DAC} < +2.868V$. In order not to exceed the DC accuracy spec, the voltage drop developed across the resistor must be calculated as follows:

 $V_{DROOP(TYP)}=$

$$\frac{\left[V_{DAC(MIN)^{-}}V_{DC\;PENTIUM\circledastII(MIN)}\right]}{1+R_{DROOP(TOLERANCE)}} = \frac{2.812V-2.74V}{1.3} = 56mV$$

With the CS-5165H DAC accuracy being 1%, the internal error amplifier's reference voltage is trimmed so that the output voltage will be 40mV high at no load. With no load, there is no DC drop across the resistor, producing an output voltage tracking the error amplifier output voltage, including the offset. When the full load current is delivered, a drop of -56mV is developed across the resistor. Therefore, the regulator output is pre-positioned at 40mV above the nominal output voltage before a load turn-on. The total voltage drop due to a load step is ΔV-40mV and the deviation from the nominal output voltage is 40mV smaller than it would be if there was no droop resistor. Similarly at full load the regulator output is pre-positioned at 16mV below the nominal voltage before a load turn-off. the total voltage increase due to a load turn-off is ΔV -16mV and the deviation from the nominal output voltage is 16mV smaller than it would be if there was no droop resistor. This is because the output capacitors are pre-charged to value that is either 40mV above the nominal output voltage before a load turn-on or, 16mV below the nominal output voltage before a load turn-off (see figure 7).

Obviously, the larger the voltage drop across the droop resistor (the larger the resistance), the worse the DC and load regulation, but the better the AC transient response.

Design Rules for Using a Droop Resistor

The basic equation for laying an embedded resistor is:

$$R_{AR} = \rho \times \frac{L}{A}$$
 or $R = \rho \times \frac{L}{(W \times t)}$

where:

 $A = W \times t = cross-sectional$ area

 ρ = the copper resistivity ($\mu\Omega$ - mil)

L= length (mils)

W = width (mils)

t = thickness (mils)

For most PCBs the copper thickness, t, is 35µm (1.37 mils) for one ounce copper. $\rho = 717.86\mu\Omega$ -mil

For a Pentium®II load of 14.2A the resistance needed to create a 56mV drop at full load is:

$$R_{DROOP} = \frac{56mV}{I_{OUT}} = \frac{56mV}{14.2A} = 3.9m\Omega$$

The resistivity of the copper will drift with the temperature according to the following guidelines:

$$\Delta R = 12\% @ T_A = +50^{\circ}C$$

$$\Delta R = 34\% \ @T_A = +100^{\circ}C$$

Droop Resistor Width Calculations

The droop resistor must have the ability to handle the load current and therefore requires a minimum width which is calculated as follows (assume one ounce copper thickness):

$$W = \frac{I_{LOAD}}{0.05}$$

where:

W = minimum width (in mils) required for proper power dissipation, and I_{LOAD} Load Current Amps.

The Pentium®II maximum load current is 14.2A.

Therefore:

$$W = \frac{14.2A}{0.05} = 284 \text{ mils} = 0.7213 \text{cm}$$

Droop Resistor Length Calculation

$$L = \frac{R_{DROOP} \times W \times t}{\rho} = \frac{0.0039 \times 284 \times 1.37}{717.86} = 2113 \text{ mil} = 5.36 \text{cm}$$

Output Inductor

The inductor should be selected based on its inductance, current capability, and DC resistance. Increasing the inductor value will decrease output voltage ripple, but degrade transient response.

Inductor Ripple Current

Ripple current =
$$\frac{[(V_{IN} - V_{OUT}) \times V_{OUT}]}{(Switching Frequency \times L \times V_{IN})}$$

$$\begin{split} &\text{Example: V}_{\text{IN}} = +5\text{V, V}_{\text{OUT}} = +2.8\text{V, I}_{\text{LOAD}} = 14.2\text{A, L} = 1.2\mu\text{H,} \\ &\text{Freq} = 200\text{KHz} \\ &\text{Ripple current} = \frac{\left[(5\text{V}-2.8\text{V})\text{x } 2.8\text{V} \right]}{\left[200\text{KHz} \times 1.2\mu\text{H} \times 5\text{V} \right]} = 5.1\text{A} \end{split}$$

Output Ripple Voltage

 V_{RIPPLE} = Inductor Ripple Current \times Output Capacitor ESR

Example:

 $V_{IN} = +5V$, $V_{OUT} = +2.8V$, $I_{LOAD} = 14.2A$, $L = 1.2\mu H$, Switching Frequency = 200KHz

Output Ripple Voltage = $5.1A \times Output$ Capacitor ESR (from manufacturer's specs)

ESR of Output Capacitors to limit Output Voltage Spikes

$$ESR = \frac{\Delta V_{OUT}}{\Delta I_{OUT}}$$

This applies for current spikes that are faster than regulator response time. Printed Circuit Board resistance will add to the ESR of the output capacitors.

In order to limit spikes to 100mV for a 14.2A Load Step, $ESR = 0.1/14.2 = 0.007\Omega$

$$\begin{array}{c} \textbf{Inductor Peak Current} \\ \textbf{Peak Current} = \textbf{Maximum Load Current} + \left(\begin{array}{c} \textbf{Ripple} \\ \textbf{Current} \\ \hline 2 \end{array} \right) \\ \end{array}$$

Example: $V_{IN} = +5V$, $V_{OUT} = +2.8V$, $I_{LOAD} = 14.2A$, $L = 1.2\mu H$, Freq = 200KHz

Peak Current =
$$14.2A + (5.1/2) = 16.75A$$

A key consideration is that the inductor must be able to deliver the Peak Current at the switching frequency without saturating.

Response Time to Load Increase

(limited by Inductor value unless Maximum On-Time is exceeded)

Response Time =
$$\frac{L \times \Delta I_{OUT}}{(V_{IN}-V_{OUT})}$$

Example: $V_{IN} = +5V$, $V_{OUT} = +2.8V$, $L = 1.2\mu H$, 14.2A change in Load Current

Response Time =
$$\frac{1.2\mu\text{H} \times 14.2\text{A}}{(5\text{V}-2.8\text{V})} = 7.7\mu\text{s}$$

Response Time to Load Decrease

(limited by Inductor value)

Response Time =
$$\frac{L \times \text{ Change in } I_{OUT}}{V_{OUT}}$$

Example: V_{OUT} =+2.8V, 14.2A change in Load Current, $I_{c} = 1.2 \mu H$

Response Time =
$$\frac{1.2\mu\text{H} \times 14.2\text{A}}{2.8\text{V}} = 6.1\mu\text{s}$$

Input and Output Capacitors

These components must be selected and placed carefully to yield optimal results. Capacitors should be chosen to provide acceptable ripple on the input supply lines and regulator output voltage. Key specifications for input capacitors are their ripple rating, while ESR is important for output capacitors. For best transient response, a combination of low value/high frequency and bulk capacitors placed close to the load will be required.

Denie Managemen

Thermal Considerations for Power MOSFETs and Diodes

In order to maintain good reliability, the junction temperature of the semiconductor components should be kept to a maximum of 150°C or lower. The thermal impedance (junction to ambient) required to meet this requirement can be calculated as follows:

Thermal Impedance =
$$\frac{T_{J(MAX)} - T_A}{Power}$$

A heatsink may be added to TO-220 components to reduce their thermal impedance. A number of PC board layout techniques such as thermal vias and additional copper foil area can be used to improve the power handling capability of surface mount components.

EMI Management


As a consequence of large currents being turned on and off at high frequency, switching regulators generate noise as a consequence of their normal operation. When designing for compliance with EMI/EMC regulations, additional components may be added to reduce noise emissions. These components are not required for regulator operation and experimental results may allow them to be eliminated. The input filter inductor may not be required because bulk filter and bypass capacitors, as well as other loads located on the board will tend to reduce regulator di/dt effects on the circuit board and input power supply. Placement of the power component to minimize routing distance will also help to reduce emissions.

Layout Guidelines

When laying out the CPU buck regulator on a printed circuit board, the following checklist should be used to ensure proper operation of the CS-5165H.

- 1) Rapid changes in voltage across parasitic capacitors and abrupt changes in current in parasitic inductors are major concerns for a good layout.
- 2) Keep high currents out of logic grounds.
- 3) Avoid ground loops as they pick up noise. Use star or single point grounding. The source of the lower (synchronous FET) is an ideal point where the input and output GND planes can be connected.
- 4) For double-sided PCBs a single large ground plane is not recommended, since there is little control of where currents flow and the large surface area can act as an antenna.
- 5) Even though double sided PCBs are usually sufficient for a good layout, four-layer PCBs are the optimum approach to reducing susceptibility to noise. Use the two internal layers as the +5V and GND planes, and the top and bottom layers for the vias.
- 6) Keep the inductor switching node small by placing the output inductor, switching and synchronous FETs close together.
- 7) The FET gate traces to the IC must be as short, straight, and wide as possible. Ideally, the IC has to be placed right next to the FETs.
- 8) Use fewer, but larger output capacitors, keep the capacitors clustered, and use multiple layer traces with heavy copper to keep the parasitic resistance low.
- 9) Place the switching FET as close to the +5V input capacitors as possible.
- 10) Place the output capacitors as close to the load as possible.
- 11) Place the V_{FB} filter resistor in series with the V_{FB} pin (pin 16) right at the pin.
- 12) Place the V_{FB} filter capacitor right at the V_{FB} pin (pin 16).
- 13) The "Droop" Resistor (embedded PCB trace) has to be wide enough to carry the full load current.
- 14) Place the V_{CC} bypass capacitor as close as possible to the $V_{CC}\,\text{pin}.$

Typical Performance Characteristics







Figure 20: GATE(L) Risetime vs. Load Capacitance

© 0.04







Figure 21: GATE(H) Risetime vs. Load Capacitance

Figure 22: GATE(H) &GATE(L) Falltime vs. Load Capacitance

Figure 23: DAC Output Voltage vs Temperature, DAC Code = 10111, V_{CC} = 12 \bar{V}






Figure 24: Percent Output Error vs DAC Voltage Setting, $V_{CC} = 12V, T_A = 25^{\circ}C, V_{ID4} = 0$

Figure 25: Percent Output Error vs. DAC Output Voltage Setting V_{CC} = 12V, T_A = 25°C, V_{ID4} = 1

Additional Application Circuits




Figure 26: +12V to +2.8V @ 14.2A for 300 MHz PentiumII®





Figure 27: +5V to +2.8V @ 14.2A for 300 MHz PentiumII®

Package Specification

			D		
Lead Count	Me	Metric			
	Max	Min	Max	Min	
16L SO Wide	10.46	10.21	.412	.402	

Therma	ıl Data	16L SO Wide	
$R_{\Theta JC}$	typ	23	°C/W
$R_{\Theta JA}$	typ	105	°C/W



Part Number	Description
CS-5165HDW16	16L SO Wide
CS-5165HDWR16	16L SO Wide (tape & reel)

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.