# **10 A LDO 3-Pin Adjustable** Linear Regulator

The CS5210–1 linear regulator provides 10 A at adjustable voltages from 1.25 V to 4.5 V. This adjustable device requires two external resistors to set the output voltage and provide the minimum load current for proper regulation.

This regulator is intended for use as a post regulator and microprocessor supply. The fast loop response and low dropout voltage make this regulator ideal for applications where low voltage operation and good transient response are important.

The circuit is designed to operate with dropout voltages as low as 1.05 V at 10 A.

The regulator is protected against overload conditions with overcurrent and thermal shutdown protection circuitry.

The regulator is available in a TO-220 package.

## Features

- 1.25 V to 4.5 V V<sub>OUT</sub> at 10 A
- Dropout Voltage < 1.05 V @ 10 A
- 2.0% Trimmed Reference
- Fast Transient Response
- Thermal Shutdown
- Current Limit
- Short Circuit Protection




Figure 1. Applications Diagram




## ON Semiconductor<sup>™</sup>

http://onsemi.com



TO-220 THREE LEAD T SUFFIX CASE 221A

## PIN CONNECTIONS AND MARKING DIAGRAMS



## **ORDERING INFORMATION**

Device	Package	Shipping
CS5210-1GT3	TO-220*	50 Units/Rail

\*TO-220 is 3-pin, straight leaded.

### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Value	Unit
Input Voltage	6.0	V
Operating Ambient Temperature Range	$0 \leq T_A \leq 70$	°C
Operating Junction Temperature Range	$0 \leq T_J \leq 150$	°C
Storage Temperature Range	-65 to +150	°C
Lead Temperature Soldering: Wave Solder (through hole styles only) Note 1.	260 Peak	°C
ESD Damage Threshold	2.0	kV

1. 10 second maximum.

\*The maximum package power dissipation must be observed.

## $\textbf{ELECTRICAL CHARACTERISTICS} \text{ ( } 0^{\circ}C \leq T_A \leq 70^{\circ}C, \text{ } 0^{\circ}C \leq T_J \leq 150^{\circ}C, \text{ } V_{Adj} = 0 \text{ } V \text{, unless otherwise specified.)}$

	· · · · · · · · · · · · · · · · · · ·				
Characteristic	Test Conditions	Min	Тур	Max	Unit
Adjustable Output Voltage					
Reference Voltage	$V_{IN} = 2.75 V \text{ to } 5.5 V,$ $I_{OUT} = 10 \text{ mA to } 10 \text{ A}$	1.227 (–2.0%)	1.253	1.278 (+2.0%)	V
Line Regulation	$V_{IN}$ = 2.75 V to 5.5 V, $I_{OUT}$ = 10 mA	-	0.02	0.20	%
Load Regulation	$V_{IN}$ = 2.75 V, $I_{OUT}$ = 10 mA to 10 A	-	0.04	0.50	%
Minimum Load Current (Note 2.)	$V_{IN} = 5.0 \text{ V}, \Delta V_{OUT} = +2.0\%$	-	5.0	10	mA
Adjust Pin Current	V <sub>IN</sub> = 2.75 V, I <sub>OUT</sub> = 10 mA	-	70	120	μA
Current Limit	$V_{IN} = 2.75 \text{ V}, \Delta V_{OUT} = -2.0\%$	10.1	12	_	Α
Short Circuit Current	V <sub>IN</sub> = 2.75 V, V <sub>OUT</sub> = 0 V	8.0	10	-	А
Ripple Rejection (Note 3.)	tion (Note 3.) $ \begin{array}{c} V_{\text{IN}} = 3.25 \text{ V Avg}, \ V_{\text{RIPPLE}} = 1.0 \ V_{\text{P}-\text{P}} @ 120 \ \text{Hz}, \\ I_{\text{OUT}} = 4.0 \ \text{A}, \ C_{\text{Adj}} = 0.1 \ \mu\text{F}; \ C_{\text{OUT}} = 22 \ \mu\text{F} \end{array} $		80	-	dB
Thermal Regulation (Note 3.)	30 ms Pulse, T <sub>A</sub> = 25°C	-	0.002	-	%/W
Dropout Voltage (Minimum V <sub>IN</sub> –V <sub>OUT</sub> ) (Note 4.)	$I_{OUT} = 100 \text{ mA}$ $I_{OUT} = 1.0 \text{ A}$ $I_{OUT} = 2.75 \text{ A}$ $I_{OUT} = 4.0 \text{ A}$ $I_{OUT} = 10 \text{ A}$	- - - -	0.92 0.93 0.94 0.95 1.03	1.15 1.15 1.15 1.15 1.15 1.40	V V V V V
RMS Output Noise	Freq = 10 Hz to 10 kHz, $T_A = 25^{\circ}C$	-	0.003	-	%V <sub>OUT</sub>
Temperature Stability	-	_	0.5	_	%
Thermal Shutdown (Note 5.)	-	150	180	210	°C
Thermal Shutdown Hysteresis (Note 5.)	-	-	25	-	°C

2. The minimum load current is the minimum current required to maintain regulation. Normally the current in the resistor divider used to set the output voltage is selected to meet the minimum load current requirement.


3. This parameter is guaranteed by design and is not 100% production tested.

4. Dropout voltage is defined as the minimum input/output voltage differential required to maintain 2.0% regulation.

5. This parameter is guaranteed by design, but not parametrically tested in production. However, a 100% thermal shutdown functional test is performed on each part.


## PACKAGE PIN DESCRIPTION

Package Pin Number		
TO-220	Pin Symbol	Function
1	Adjust	This pin is connected to the low side of the internally trimmed 2.0% bandgap reference voltage and carries a bias current of about 70 $\mu$ A. A resistor divider from Adj to V <sub>OUT</sub> and from Adj to ground sets the output voltage. Also, transient response can be improved by adding a small bypass capacitor from this pin to ground.
2	V <sub>OUT</sub>	This pin is connected to the emitter of the power pass transistor and provides a regulated voltage capable of sourcing 10 A of current.
3	V <sub>IN</sub>	This is the supply voltage for the regulator. For the device to regulate, this voltage should be between 1.2 V and 1.40 V (depending on the output current) greater than the output voltage.



## Figure 2. Block Diagram









Figure 4. Adjust Pin vs. IOUT

CS5210-1



### **APPLICATION NOTES**

#### THEORY OF OPERATION

The CS5210–1 linear regulator has a composite PNP–NPN output stage that requires an output capacitor for stability. A detailed procedure for selecting this capacitor is included in the Stability Considerations section.

#### ADJUSTABLE OPERATION

#### **Design Guidelines**

This LDO adjustable regulator has an output voltage range of 1.25 V to 4.5 V. An external resistor divider sets the output voltage as shown in Figure 11. The regulator's voltage sensing error amplifier maintains a fixed 1.25 V reference between the output pin and the adjust pin.

A resistor divider network  $R_1$  and  $R_2$  causes a fixed current to flow to ground. This current creates a voltage across  $R_2$  that adds to the 1.25 V across  $R_1$  and sets the overall output voltage. The adjust pin current (typically 50  $\mu$ A) also flows through  $R_2$  and adds a small error that should be taken into account if precise adjustment of  $V_{OUT}$  is necessary. The output voltage is set according to the formula:

$$V_{OUT} = V_{REF} \times \frac{R_1 + R_2}{R_1} + R_2 \times I_{Adj}$$

The term  $I_{Adj} \times R_2$  represents the error added by the adjust pin current.

 $R_1$  is chosen so that the minimum load current is at least 10 mA.  $R_1$  and  $R_2$  should be of the same composition for best tracking over temperature. The divider resistors should be placed as close to the IC as possible and connected to the output with a seperate metal trace.




Figure 11.

While not required, a bypass capacitor connected between the adjust pin and ground will improve transient response and ripple rejection. A 0.1  $\mu$ F tantalum capacitor is recommended for "first cut" design. Value and type may be varied to optimize performance vs price. The CS5210–1 linear regulator has an absolute maximum specification of 6.0 V for the voltage difference between  $V_{IN}$  and  $V_{OUT}$ . However, the IC may be used to regulate voltages in excess of 6.0 V. The main considerations in such a design are power–up and short circuit capability.

In most applications, ramp–up of the power supply to  $V_{IN}$ is fairly slow, typically on the order of several tens of milliseconds, while the regulator responds in less than one microsecond. In this case, the linear regulator begins charging the output capacitor as soon as the VIN to VOUT differential is large enough that the pass transistor conducts current. V<sub>OUT</sub> is essentially at ground, and V<sub>IN</sub> is on the order of several hundred millivolts, so the pass transistor is in dropout. As V<sub>IN</sub> increases, the pass transistor will remain in dropout, and current is passed to the load until VOUT is in regulation. Further increase in VIN brings the pass transistor out of dropout. The result is that the output voltage follows the power supply ramp-up, staying in dropout until the regulation point is reached. In this manner, any output voltage may be regulated. There is no theoretical limit to the regulated voltage as long as the VIN to VOUT differential of 6.0 V is not exceeded.

However, the maximum ratings of the IC will be exceeded in a short circuit condition. Short circuit conditions will result in the immediate operation of the pass transistor outside of its safe operating area. Over–voltage stresses will then cause destruction of the pass transistor before overcurrent or thermal shutdown circuitry can become active. Additional circuitry may be required to clamp V<sub>IN</sub> to V<sub>OUT</sub> differential to less than 6.0 V if failsafe operation is required. One possible clamp circuit is illustrated in Figure 12; however, the design of clamp circuitry must be done on an application by application basis. Care must be taken to ensure the clamp actually protects the design. Components used in the clamp design must be able to withstand the short circuit conditions indefinitely while protecting the IC.




Figure 12.

#### STABILITY CONSIDERATIONS

The output compensation capacitor helps determine three main characteristics of a linear regulator: start–up delay, load transient response, and loop stability.

The capacitor value and type is based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution. However, when the circuit operates at low temperatures, both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's data sheet provides this information.

A 300  $\mu$ F tantalum capacitor will work for most applications, but with high current regulators such as the CS5210–1 the transient response and stability improve with higher values of capacitance. The majority of applications for this regulator involve large changes in load current so the output capacitor must supply the instantaneous load current. The ESR of the output capacitor causes an immediate drop in output voltage given by:

### $\Delta V = \Delta I \times ESR$

For microprocessor applications it is customary to use an output capacitor network consisting of several tantalum and ceramic capacitors in parallel. This reduces the overall ESR and reduces the instantaneous output voltage drop under transient load conditions. The output capacitor network should be as close to the load as possible for the best results.

#### **Protection Diodes**

When large external capacitors are used with a linear regulator it is sometimes necessary to add protection diodes. If the input voltage of the regulator gets shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage and the rate at which  $V_{IN}$  drops. In the CS5210–1 regulator, the discharge path is through a large junction and protection diodes are not usually needed. If the regulator is used with large values of output capacitance and the input voltage is instantaneously shorted to ground, damage can occur. In this case, a diode connected as shown in Figure 13 is recommended.

A rule of thumb useful in determining if a protection diode is required is to solve for current

$$I = \frac{C \times V}{T}$$

where:

I is the current flow out of the load capacitance when  $V_{\mbox{IN}}$  is shorted,

C is the value of the load capacitance,

V is the output voltage, and

T is the time duaration required for  $V_{IN}\xspace$  to transition from high to being shorted.

If the calculated current is greater than or equal to the typical short circuit current value provided in the specifications, serious thought should be given to including a protection diode.




Figure 13.

#### **Current Limit**

The internal current limit circuit limits the output current under excessive load conditions and protects the regulator.

#### **Short Circuit Protection**

The device includes foldback short circuit current limit that clamps the output current at approximately two amperes less than its current limit value.

### **Thermal Shutdown**

The thermal shutdown circuitry is guaranteed by design to become activated above a die junction temperature of 150°C and to shut down the regulator output. This circuitry includes a thermal hysteresis circuit with 25°C of typical hysteresis, thereby allowing the regulator to recover from a thermal fault automatically.

#### Calculating Power Dissipation and Heat Sink Requirements

High power regulators such as the CS5210–1 usually operate at high junction temperatures. Therefore, it is important to calculate the power dissipation and junction temperatures accurately to ensure that an adequate heat sink is used. Since the package tab is connected to  $V_{OUT}$  on the CS5210–1, electrical isolation may be required for some applications. Also, as with all high power packages, thermal compound is necessary to ensure proper heat flow. For added safety, this high current LDO includes an internal thermal shutdown circuit

The thermal characteristics of an IC depend on the following four factors. Junction temperature, ambient temperature, die power dissipation, and the thermal resistance from the die junction to ambient air. The maximum junction temperature can be determined by:

$$T_{J(max)} = T_{A(max)} + P_{D(max)} \times R_{\Theta JA}$$

The maximum ambient temperature and the power dissipation are determined by the design while the maximum junction temperature and the thermal resistance depend on the manufacturer and the package type. The maximum power dissipation for a regulator is:

#### $PD(max) = (VIN(max) - VOUT(min))IOUT(max) + VIN(max) \times IIN(max)$

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air. Each material in the heat flow path between the IC and the outside environment has a thermal resistance. Like series electrical resistances, these resistances are summed to determine the total thermal resistance between the die junction and the surrounding air,  $R_{\Theta IC}$ . This total thermal resistance is comprised of three components. These resistive terms are measured from junction to case ( $R_{\Theta IC}$ ), case to heat sink ( $R_{\Theta CS}$ ), and heat sink to ambient air ( $R_{\Theta SA}$ ). The equation is:


## $R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CS} + R_{\Theta SA}$

 $R_{\Theta JC}$  is rated @ 1.4°C/W for the CS5210–1. For a high current regulator such as the CS5210–1 the majority of heat is generated in the power transistor section. The value for  $R_{\Theta SA}$  depends on the heat sink type, while the  $R_{\Theta CS}$  depends on factors such as package type, heat sink interface (is an insulator and thermal grease used?), and the contact area between the heat sink and the package. Once these calculations are complete, the maximum permissible value of  $R_{\Theta JA}$  can be calculated and the proper heat sink selected. For further discussion on heat sink selection, see application note "Thermal Management for Linear Regulators," document number SR006AN/D, available through the Literature Distribution Center or via our website at http://onsemi.com.

## CS5210-1

#### PACKAGE DIMENSIONS

TO-220 THREE LEAD T SUFFIX CASE 221A-09 ISSUE AA



BODY AND LEAD IRREGULARITIES ARE ALLOWED. INCHES MILLIMETERS MIN MAX DIM MIN MAX 0.570 0.620 14 48 15.75 Α в 0.380 0.405 9.66 10.28 С 0.160 0.190 4.07 4.82 D 0.025 0.035 0.64 0.88 F 0.142 0.147 3.61 3.73 G 0.095 0.105 2.42 2.66 Н 0.110 0.155 2.80 3.93 0.018 0.025 0.46 J 0.64 к 0.500 0.562 12.70 14.27 L N 0.045 0.060 1.15 1.52 0.190 0.210 4.83 5.33 Q 0.100 0.120 2.54 3.04 R 0.080 0.110 2.04 2.79 S 0.045 0.055 1.15 1.39 0.235 0.255 5.97 6.47 т U 0.000 0.050 0.00 1.27 V 0.045 1.15 0.080 2.04

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. DIMENSION Z DEFINES A ZONE WHERE ALL

NOTES:

3.

#### PACKAGE THERMAL DATA

Parameter		TO–220 THREE LEAD	Unit	
$R_{\Theta JC}$	Typical	1.4	°C/W	
$R_{\Theta J A}$	Typical	50	°C/W	

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

- EUROPE: LDC for ON Semiconductor European Support
- German
   Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

   Email: ONlit–german@hibbertco.com

   French
   Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
- Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781 \*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.