FEATURES

- ☐ 2K x 8 Static RAM with Chip Select Powerdown, Output Enable
- Auto-PowerdownTM Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active:

425 mW typical at 25 ns Standby (typical):

400 μW (L6116) 200 μW (L6116-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- □ DESC SMD No. 5962-84036 — L6116 5962-89690 — L6116 5962-88740 — L6116-L
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT6116, Cypress CY7C128/CY6116
- ☐ Package Styles Available:
 - 24-pin Plastic DIP
 - 24-pin CerDIP
 - 24-pin Plastic SOJ
 - 24-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The L6116 is a high-performance, low-power CMOS Static RAM. The storage circuitry is organized as 2048 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in three speeds with maximum access times from 15 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L6116 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L6116 and 50 mW (typical) for the L6116-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces gower consumption automatically during read or write accesses which are longer than the minimum access time or when the memory is deselected. In addition, data may be retained in mactive storage with a supply voltage as low as 2 V. The L6116 and L6116-L consume only 30 μW and 15 μW


(typical) respectively, at 3 V, allowing effective battery backup operation.

The L6116 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the cornection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A10. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} and \overline{OE} LOW, while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L6116 can withstand an injection current of up to 200 mA on any pin without damage.





Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	–0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> > 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 √ ≤ v cc ≤ 5.5 √ //
Active Operation, Industrial	–40°C to +85°C	/_4.5 \ V cc ≤ 5.5 \
Active Operation, Military	–55°C to +125°C	4.5 V çc ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V≤ V çc > 5.5 V
Data Retention, Industrial	–40°C to +85°C //	2.0 V≤ V cc√≤ ፮.5 V
Data Retention, Military	–55°C to +125°€ (//_2.0 V≤ V cc ≤ 5.5 V

ELECTR	IICAL CHARACTERISTICS Ove	er Operating Conditions (Note 5)							
				<u>1</u> 6176	,	ı	L6116-I	L	
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	Vcc = 4.5 V, 10H = -4.0 mA	2.4			2.4			V
V OL	Output Low Voltage	IoL = 80 mA			0.4			0.4	٧
V iH	Input High Voltage		2.2		V CC +0.3	2.2		V CC +0.3	V
V IL	Input Low Voltage	(Nexté 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ Viny ≤ Vcc	-10		+10	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μА
ICC2	Vcc Current, TTL Inactive	Note 7)		12	25		10	15	mA
Іссз	VCC-Gurrent, CMOS Standby	(Note 8)		80	300		40	150	μА
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150		5	50	μА
CIN	input Capacitarice	Ambient Temp = 25°C, VCC = 5.0 V			5			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


				L611	16-	
Symbol	Parameter	Test Condition	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	115	135	160	mA





2K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

	YCLE Notes 5, 11, 12, 22, 23, 24 (ns)			L61	16–		
		2	5		20	1:	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t avav	Read Cycle Time	25		20		15	
t avqv	Address Valid to Output Valid (Notes 13, 14)		25		20		15
t axqx	Address Change to Output Change	3		3		3	
t CLQV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15
t CLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3 /		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		18		8		8
t OLQV	Output Enable Low to Output Valid		12		10		8
t olqz	Output Enable Low to Output Low Z (Notes 20, 21)	N		0		0	
t ohqz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25)	20		20
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0	









2K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)						
				L61	16–		
		2	5	2	: 0	1:	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t avav	Write Cycle Time	20		20		15	
t CLEW	Chip Enable Low to End of Write Cycle	15		15		12	
t avbw	Address Valid to Beginning of Write Cycle	0		2		0	
t avew	Address Valid to End of Write Cycle	15		15		12	
t EWAX	End of Write Cycle to Address Change	0 3		0 /		0	
twlew	Write Enable Low to End of Write Cycle	45		M5/		12)	
t DVEW	Data Valid to End of Write Cycle	10	1	10	, and the second	A	
t EWDX	End of Write Cycle to Data Change	X		1		1	
t wHQZ	Write Enable High to Output Low Z (Notes 20, 21)	B		0	W.	0	
t wLQZ	Write Enable Low to Output High Z (Notes 20, 21)	`	7		7		5





2K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at $-0.6~\rm V$. A current in excess of $100~\rm mA$ is required to reach $-2.0~\rm V$. The device can withstand indefinite operation with inputs as low as $-3~\rm V$ subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \leq V_{IL}$, $\overline{WE} \leq V_{IL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE} \geq V_{IH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE = VCC. Input levels are within 0.2 V or VCC or CND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}$ must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.3 V to ensure full power down. For low power version (if applicable), this requirement applies only to $\overline{\text{CE}}$ and $\overline{\text{WE}}$; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. $\overline{\text{WE}}$ is high for the read cycle.
- 14. The chip is continuously selected (ČE low).
- 15. All address lines are valid prior to or coincident-with the \overline{CE} transition \overline{CE}
- 16. The internal write cycle of the melyory is defined by the overlap of CE active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in which impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Power ip from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of $\overline{\text{WE}}$ ($\overline{\text{CE}}$ active).
- c. Transition on any address line ($\overline{\text{CE}}$ active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









	24-pin — 0.3" wide		24-pin — 0.6" wide	
	A7	24 VCC 23 A8 22 A9 21 WE 20 OE 19 A10 18 CE 17 I/O7 16 I/O6 15 I/O5 14 I/O4 13 I/O3	A7	24 Vcc 23 A8 22 A9 21 WE 20 OE 29 A10 18 OE 7 1007 16 1006 15 1006 14 1/00 13 1/03
	Plastic DIP	Ceramic DIP	Plastic DIP	Ceramic DIP
Speed	(P2)	Ceramic DIP	Plastic DIP (P1)	Ceramic DIP (C4)
	(Р2) 0°C to +70°C — С мменс	(C1)	(P1)	(C4)
20 ns	(P2) 0°C to +70°С — С мменс L6116PC20*	(C1) AL SCREENING L6116CC20*	(P1) L6116NC20*	(C4) L6116lC20*
20 ns	(Р2) 0°C to +70°C — С мменс	(C1)	(P1)	(C4)
Speed 20 ns 15 ns	(P2) 0°C to +70°C — @MMERO L6116PC20* L6116PC15	(C1) At SCREENING L6116CC20* L6116CC45*	(P1) L6116NC20*	(C4) L6116lC20*
20 ns 15 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15 -40°C to +85°C — @MMERG	(C1) AL SCREENING L6116CC20*	(P1) L6116NC20* L6116NC15*	(C4) L6116lC20*
20 ns 15 ns 20 ns	(P2) 0°C to +70°C — @MMERO L6116PC20* L6116PC15* -40°C to +85°C — @MMERO L6116PI2Q*	(C1) At SCREENING L6116CC20* L6116CC45*	(P1) L6116NC20* L6116NC15* L6116NI20*	(C4) L6116lC20*
20 ns 15 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15 -40°C to +85°C — @MMERG	(C1) At SCREENING L6116CC20* L6116CC45*	(P1) L6116NC20* L6116NC15*	(C4) L6116lC20*
20 ns 15 ns 20 ns	(P2) 0°C to +70°C — @MMERC L6116PC20* L6116PC15* -40°C to +85°C — @MME L6116Pl20* L6116Pl35*	(C1) At SCREENING L6116CC20* L6116CC45*	(P1) L6116NC20* L6116NC15* L6116NI20*	(C4) L6116lC20*
20 ns 15 ns 20 ns 15 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15* -40°C to +85°C — @MMERG L6116Pl20* L6116Pl35*	(C1) AL SCREENING L6116CC20* L6116CC35* RCIAL SCREENING	(P1) L6116NC20* L6116NC15* L6116NI20*	(C4) L6116lC20*
20 ns 15 ns 20 ns 15 ns 25 ns 20 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15* -40°C to +85°C — @MMERG L6116Pl20* L6116Pl35*	(C1) AL SCREENING L6116CC20* L6116CC15* RCIA: SCREENING ERCIAL SCREENING L6116CM25* L6116CM20*	(P1) L6116NC20* L6116NC15* L6116NI20*	L6116IC20* L6116IC15* L6116IM25* L6116IM20*
20 ns 15 ns 20 ns 15 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15* -40°C to +85°C — @MMERG L6116Pl20* L6116Pl35*	(C1) AL SCREENING L6116CC20* L6116CC15* RCIAL SCREENING ERCIAL SCREENING L6116CM25*	(P1) L6116NC20* L6116NC15* L6116NI20*	(C4) L6116IC20* L6116IC15* L6116IM25*
20 ns 15 ns 20 ns 15 ns 25 ns 20 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15* -40°C to +85°C — @MMERG L6116P120* L6116P15* -55°C to +125°C — @MM	(C1) AL SCREENING L6116CC20* L6116CC15* RCIA: SCREENING ERCIAL SCREENING L6116CM25* L6116CM20*	(P1) L6116NC20* L6116NC15* L6116NI20*	L6116IC20* L6116IC15* L6116IM25* L6116IM20*
20 ns 15 ns 20 ns 15 ns 25 ns 20 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15* -40°C to +85°C — @MMERG L6116P120* L6116P15* -55°C to +125°C — @MM	(C1) AL SCREENING L6116CC20* L6116CC35* RCIAL SCREENING L6116CM25* L6116CM20* L6116CM15*	(P1) L6116NC20* L6116NC15* L6116NI20*	L6116IC20* L6116IC15* L6116IM25* L6116IM20*
20 ns 15 ns 20 ns 15 ns 25 ns 20 ns 15 ns	(P2) 0°C to +70°C — @MMERG L6116PC20* L6116PC15* -40°C to +85°C — @MMERG L6116P120* L6116P15* -55°C to +125°C — @MM	(C1) AL SCREENING L6116CC20* L6116CC15* RCIA: SCREENING ERCIAL SCREENING L6116CM25* L6116CM20* L6116CM15* STD-883 @mpliant	(P1) L6116NC20* L6116NC15* L6116NI20*	L6116IC20* L6116IC15* L6116IM25* L6116IM20* L6116IM15*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116CMB15L)



	24-pin — 0.3" wide	24-pin
	A7	A7
	Plastic SQ.	Ceramic Flatpack
eed	(W1)	<u>^</u> (M1)
ns	0°C to +70°C — @MMERCIAL SCREENING	L6116MC20*
ns	L6116WC20* L6146WC15*	L6116MC15*
	-40°C to +85°C — Commercial Screening	·
ns ns	L6116W[20* L6116WI15*	
	55°C to +125°C — @MMERCIAL SCREENING	1
ns		L6116MM25*
ns ns		L6116MM20* L6116MM15*
	-55°C to +125°C MIL-STD-883 @MPLIANT	1
ns		L6116MMB25*
		L6116MMB20*
ns		

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116MMB15L)



	ORDERING INFORMATION	
	28-pin	32-pin
	A3	A6
Speed	Ceramic Leadless Chip Carrier	Ceramic Leadless Chip Carrier (K7)
•	0°C to +70°C — @MMERCIAL SCREENING	V/
20 ns		L6116TC20*
15 ns	L6116KC20* L6N6KC15*	L6116TC15*
	-40°C to +85°C — Simmercial Screening	
20 ns	-40°C to +85°C - Commercial Screening	
20 ns 15 ns	-40°C to +85°C — SMMERCIA: SCREENING	
	-40°C to +85°C — SMMERCIAL SCREENING -55°C to +125°C — CMMERCIAL SCREENING	
	-55°C to +125°C — @MMERCIAL SCREENING	L6116TM25*
15 ns	-55°C to +125°C — @mmercial Screening L6116KM25*	L6116TM25* L6116TM20*
15 ns 25 ns 20 ns	-55°C to +125°C — @mmercial Screening L6116KM25*	
15 ns 25 ns	55°C to +125°C — @mmercial Screening L6116KM25* L6116KM20*	L6116TM20*
25 ns 20 ns 15 ns	-55°C to +125°C → @MMERCIAL SCREENING L6116KM25* L6116KM20* L6116KM15* -55°C to +125°C — MIL-STD-883 @MPLIANT L6116KMB25*	L6116TM20*
25 ns 25 ns 20 ns 15 ns	-55°C to +125°C — @mmercial Screening L6116KM25* L6116KM20* L6116KM15* -55°C to +125°C — MIL-STD-883 @mpliant	L6116TM20* L6116TM15*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116KMB15L)