

L7C164/166 16K x 4 Static RAM

FEATURES

- ☐ 16K x 4 Static RAM with Common I/O
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- lue High Speed to 12 ns maximum
- Low Power Operation
 Active: 325 mW typical at 25 ns
 Standby: 400 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89692 — L7C164 5962-89892 — L7C166
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 7188 and Cypress CY7C164/166
- ☐ Package Styles Available:
 - 22/24-pin Plastic DIP
 - 22/24-pin Ceramic DIP
 - 24-pin Plastic SOJ
 - 22/28-pin Ceramic LCC

DESCRIPTION

The L7C164 and L7C166 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C164 has a single active-low Chip Enable. The L7C166 has a single Chip Enable and an Output Enable. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 325 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the


memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C164 and L7C166 consume only 30 μ W (typical) at 3 V, allowing effective battery backup operation.

The L7C164 and L7C166 provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A13. For the L7C164, reading from a designated location is accomplished by presenting an address and driving \overline{CE} LOW while \overline{WE} remains HIGH. For the L7C166, \overline{CE} and \overline{OE} must be LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C164 and L7C166 can withstand an injection current of up to 200 mA on any pin without damage.



64K Static RAMs



16K x 4 Static RAM

Maximum Ratings Above which useful life may be impaired (Notes 1, 2)	
Storage temperature	–65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V				
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V				
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V				
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V				

			L7C164/166			
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	Vcc = 4.5 V, Iон = -4.0 mA	2.4			V
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	V
V iH	Input High Voltage		2.2		V cc +0.3	٧
V iL	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ Vcc	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	μА
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25	mA
Іссз	Vcc Current, CMOS Standby	(Note 8)		80	300	μΑ
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, V cc = 5.0 V			5	рF
Cout	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	рF

				L7C	164/16	6-	
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	100	120	140	165	mA

3-20


= 64K Static RAMs





16K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

•		L7C164/166-							
		2	25		20		15		2 .
Symbol	Parameter		Max	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	25		20		15		12	
tavov	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12
taxox	Address Change to Output Change	3		3		3		3	
tcLQV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12
tclqz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
tcHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5
tolay	Output Enable Low to Output Valid		12		10		8		6
toLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
tonaz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
tPD	Power Up to Power Down (Notes 10, 19)		25		20		20		20
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0	







= 64K Static RAMs

3-21


5/25/94-LDS.164/6-A


■ 5565905 0002233 T96 **■**

16K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	WRITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)								
		L7C164/166-							
		2	25		20		15		2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10	
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0	
tavew	Address Valid to End of Write Cycle	15		15		12		10	
tEWAX	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		12		10	
tovew	Data Valid to End of Write Cycle	10		10		7		6	
tEWDX	End of Write Cycle to Data Change	0		0		0		0	
twHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twLoz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4





3-22

64K Static RAMs

■ 5565905 0002234 922 **■**



16K x 4 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at $-0.6~\rm V.$ A current in excess of $100~\rm mA$ is required to reach $-2.0~\rm V.$ The device can withstand in definite operation with inputs as low as $-3~\rm V$ subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}CC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overrightarrow{CE} \leq \mathbf{V}_{IL}$, $\overrightarrow{WE} \leq \mathbf{V}_{IL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{ViH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. \overrightarrow{CE} must be VCC 0.2 V. All other inputs must meet $VIN \ge VCC 0.2$ V or $VIN \le 0.2$ V to ensure full powerdown. For low power version (if applicable), this requirement applies only to \overrightarrow{CE} and \overrightarrow{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and IoH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the CE transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\mathbb{CE}}$ active and $\overline{\mathbb{WE}}$ low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line ($\overline{\text{CE}}$ active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








64K Static RAMs

5565905 0002235 869 📟

3-23



16K x 4 Static RAM



Speed	Plastic DIP (P8)	Ceramic DIP (C3)	Plastic SOJ (W1)
	0°C to +70°C — COMMERCI	AL SCREENING	
20 ns	L7C164PC20	L7C164CC20	L7C164WC20
15 ns	L7C164PC15	L7C164CC15	L7C164WC15
12 ns	L7C164PC12	L7C164CC12	L7C164WC12
	-55°С to +125°С — Соммі	EDCIAL SORFOLINO	
25 ns	-00 0 to +125 0 COMM	L7C164CM25	
20 ns		L7C164CM20	
15 ns		L7C164CM15	
	-55°C to +125°C MIL-S	TD-883 COMPLIANT	
25 ns		L7C164CMB25	
20 ns		L7C164CMB20	
15 ns		L7C164CMB15	
1			


3-24

= 64K Static RAMs

■ 5565905 0002236 7T5 **■**




16K x 4 Static RAM



= 64K Static RAMs



16K x 4 Static RAM




Speed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic SOJ (W1)
	0°C to +70°C — COMMERCIA	AL SCREENING	
20 ns	L7C166PC20	L7C166CC20	L7C166WC20
15 ns	L7C166PC15	L7C166CC15	L7C166WC15
12 ns	L7C166PC12	L7C166CC12	L7C166WC12
	-55°C to +125°C — Comme	RCIAL SCREENING	
25 ns		L7C166CM25	
20 ns		L7C166CM20	
15 ns		L7C166CM15	
	-55°C to +125°C MIL-S	TD-883 COMPLIANT	
25 ns		L7C166CMB25	
20 ns		L7C166CMB20	
15 ns		L7C166CMB15	
ŀ			
		j	

3-26

= 64K Static RAMs



16K x 4 Static RAM



= 64K Static RAMs