

## 8-bit 20 MSPS Video A/D Converter (CMOS)

Evaluation Board Available — CXD1175P/CXA1106P PCB

### Description


CXD1175 is an 8-bit CMOS A/D converter for video use. The adoption of a 2-step parallel system achieves low consumption at a maximum conversion speed of 20 MSPS.

### Features

- Resolution ..... 8-bit  $\pm$  1/2 LSB (DL)
- Max. sampling frequency .... 20 MSPS
- Low power consumption .... 90 mW (at 20 MSPS Typ.) (Reference current excluded)
- Built-in sampling and hold circuit.
- Built-in reference voltage self bias circuit.
- 3-state TTL compatible output.
- Power supply ..... 5V single
- Low input capacitance ..... 16 pF
- Reference impedance .....  $270\Omega$  (Typ.)

### Structure

Silicon gate CMOS monolithic IC



### Applications

- TV, VCR digital systems and a wide range of fields where high speed A/D conversion is required.


### Absolute Maximum Ratings ( $T_a=25^\circ C$ )

|                          |                                   |                                    |   |
|--------------------------|-----------------------------------|------------------------------------|---|
| • Supply voltage         | V <sub>DD</sub>                   | 7                                  | V |
| • Reference voltage      | V <sub>RT</sub> , V <sub>RB</sub> | V <sub>DD</sub> to V <sub>SS</sub> | V |
| • Analog input voltage   | V <sub>IN</sub>                   | V <sub>DD</sub> to V <sub>SS</sub> | V |
| • Digital input voltage  | CLK                               | V <sub>DD</sub> to V <sub>SS</sub> | V |
| • Digital output voltage | V <sub>OH</sub> , V <sub>OL</sub> | V <sub>DD</sub> to V <sub>SS</sub> | V |
| • Storage temperature    | T <sub>STG</sub>                  | -55 to +150°C                      |   |

### Recommended Operating Conditions

|                           |                                     |                                    |   |
|---------------------------|-------------------------------------|------------------------------------|---|
| • Supply voltage          | A <sub>VDD</sub> , A <sub>VSS</sub> | 4.75 to 5.25                       | V   |
|                           | D <sub>VDD</sub> , D <sub>VSS</sub> |                                    |   |
|                           | DGND-AGND                           | 0 to 100                           | mV  |
| • Reference input voltage | V <sub>RB</sub> , V <sub>RT</sub>   | $0 \leq V_{RB} < V_{RT} \leq 2.7$  | V   |
|                           | V <sub>RT</sub> -V <sub>RB</sub>    | 1.8 to A <sub>VDD</sub>            | V   |
| • Analog input voltage    | V <sub>IN</sub>                     | V <sub>RB</sub> to V <sub>RT</sub> | (1.8V <sub>p-p</sub> to A <sub>VDD</sub> V <sub>p-p</sub> ) |
| • Clock pulse width       | T <sub>PWI</sub>                    | 25 (Min.)                          | ns  |
|                           | T <sub>PWO</sub>                    | 25 (Min.)                          | ns  |
| • Operating temperature   | T <sub>OPR</sub>                    | -20 to +75                         | °C  |

## Block Diagram and Pin Configuration












## Digital Output

Compatibility between Analog input voltage and the digital output code is indicated in the chart below.

| Input signal voltage | Step | Digital output code |   |   |   |   |   |   |     |  |
|----------------------|------|---------------------|---|---|---|---|---|---|-----|--|
|                      |      | MSB                 | 1 | 1 | 1 | 1 | 1 | 1 | LSB |  |
| VRT                  | 0    | 1                   | 1 | 1 | 1 | 1 | 1 | 1 | 1   |  |
|                      | ...  | ...                 |   |   |   |   |   |   |     |  |
|                      | 127  | 1                   | 0 | 0 | 0 | 0 | 0 | 0 | 0   |  |
|                      | 128  | 0                   | 1 | 1 | 1 | 1 | 1 | 1 | 1   |  |
|                      | ...  | ...                 |   |   |   |   |   |   |     |  |
| V <sub>RB</sub>      | 255  | 0                   | 0 | 0 | 0 | 0 | 0 | 0 | 0   |  |

## Pin Description and Equivalent Circuits

| No.        | Symbol                           | Equivalent Circuit  | Description   |
|------------|----------------------------------|---|---|
| 1          | $\overline{OE}$                  |    | When $\overline{OE}$ = Low, Data is output.<br>When $\overline{OE}$ = High, $D_o$ to $D_7$ pins turn to High impedance. |
| 2, 24      | DVss                             |   | Digital GND   |
| 3 to 10    | D <sub>0</sub> to D <sub>7</sub> |    | D <sub>0</sub> (LSB) to D <sub>7</sub> (MSB) output   |
| 11, 13     | DVDD                             |   | Digital +5V   |
| 12         | CLK                              |    | Clock input   |
| 16         | VRTS                             |    | Shorted with VRT generates, +2.6V.  |
| 17         | VRT                              |   | Reference voltage (Top)   |
| 23         | VRB                              |  | Reference voltage (Bottom)  |
| 14, 15, 18 | AVDD                             |   | Analog +5V  |
| 19         | V <sub>IN</sub>                  |  | Analog input  |
| 20, 21     | AVss                             |   | Analog GND  |
| 22         | VRBS                             |  | Shorted with VRB generates +0.6V.   |

**Timing Chart 1**1. Without  $\overline{OE}$ 2. With  $\overline{OE}$ 

## Electrical Characteristics


 $F_c = 20\text{MSPS}$ ,  $V_{DD} = +5\text{V}$ ,  $V_{RB} = 0.6\text{V}$ ,  $V_{RT} = 2.6\text{V}$ ,  $T_a = 25^\circ\text{C}$ 

| Item  | Symbol               | Conditions  | Min.                            | Typ.      | Max.         | Unit          |
|---|----------------------|---|---------------------------------|-----------|--------------|---------------|
| Maximum conversion speed                      | $F_c$                | $V_{IN} = 0.6\text{V}$ to $2.6\text{V}$<br>$F_{IN} = 1\text{ kHz}$ ramp | 20                              | 25        |              | MSPS          |
| Supply current                                | $I_{DD}$             | $F_c = 20\text{ MSPS}$<br>NTSC ramp wave input                          |                                 | 18        | 27           | mA            |
| Reference pin current                         | $I_{REF}$            |   | 5.2                             | 7.5       | 10.5         | mA            |
| Analog input band ( $-1\text{dB}$ )           | $BW$                 |   |                                 | 14        |              | MHz           |
| Analog input capacitance                      | $C_{IN}$             | $V_{IN} = 1.5\text{V} + 0.07\text{ Vrms}$                               |                                 | 16        |              | pF            |
| Reference resistance ( $V_{RT}$ to $V_{RB}$ ) | $R_{REF}$            |   | 190                             | 270       | 350          | $\Omega$      |
| Self bias 1                                   | $V_{RB1}$            | Short $V_{RB}$ and $V_{RBS}$  | 0.57                            | 0.6       | 0.65         | V             |
|   | $V_{RT1} - V_{RBS1}$ | Short $V_{RT}$ and $V_{RTS}$  | 1.90                            | 2.0       | 2.15         |               |
| Self bias 2                                   | $V_{RT2}$            | $V_{RB} = AGND$<br>Short $V_{RT}$ and $V_{RTS}$                         | 2.2                             | 2.3       | 2.40         | V             |
| Offset voltage                                | $E_{OT}$             |   | -18                             | -43       | -68          | mV            |
|   | $E_{OB}$             |   | 0                               | +20       | +45          |               |
| Digital input voltage                         | $V_{IH}$             |   | 4.0                             |           |              | V             |
|   | $V_{IL}$             |   |                                 |           | 1.0          |               |
| Digital input current                         | $I_{IH}$             | $V_{DD} = \text{max.}$  | $V_{IH} = V_{DD}$               |           | 5            | $\mu\text{A}$ |
|   | $I_{IL}$             |   | $V_{IL} = 0\text{V}$            |           | 5            |               |
| Digital output current                        | $I_{OH}$             | $OE = V_{SS}, V_{DD} = \text{min.}$                                     | $V_{OH} = V_{DD} - 0.5\text{V}$ | -1.5      |              | mA            |
|   | $I_{OL}$             |   | $V_{OL} = 0.4\text{V}$          | 4.0       |              |               |
| Digital output current                        | $I_{OZH}$            | $OE = V_{DD}, V_{DD} = \text{max.}$                                     | $V_{OH} = V_{DD}$               |           | 16           | $\mu\text{A}$ |
|   | $I_{OZL}$            |   | $V_{OL} = 0\text{V}$            |           | 16           |               |
| Output data delay                             | $T_{DL}$             |   |                                 | 18        | 30           | ns            |
| Integral non-linearity                        | $E_L$                | $F_c = 20\text{ MSPS}$<br>$V_{IN} = 0.6\text{V}$ to $2.6\text{V}$       |                                 | +0.7      | +1.5<br>-1.0 | LSB           |
| Differential non-linearity                    | $E_D$                | $F_c = 20\text{ MSPS}$<br>$V_{IN} = 0.6\text{V}$ to $2.6\text{V}$       | 0                               | $\pm 0.3$ | $\pm 0.5$    | LSB           |
| Differential gain error                       | $DG$                 | NTSC 40 IRE mod<br>ramp, $F_c = 14.3\text{ MSPS}$                       |                                 | 1.0       |              | %             |
| Differential phase error                      | $DP$                 |   |                                 | 0.7       |              | deg           |
| Aperture jitter                               | $t_{aj}$             |   |                                 | 30        |              | ps            |
| Sampling delay                                | $tds$                |   |                                 | 4         |              | ns            |

**Electrical Characteristics Test Circuit**

Integral non-linearity error  
 Differential non-linearity error  
 Offset voltage




Test circuit




Maximum operational speed

Differential gain error  
 Differential phase error

Test circuit

**Digital output current test circuit**

**Timing Chart 2**


**Operation (See Block Diagram and Timing Chart)**

1. CXD1175P/M is a 2-step parallel system A/D converter featuring a 4-bit upper comparators group and 2 lower comparators groups of 4-bit each. The reference voltage that is equal to the voltage between VRT-VRB/16 is constantly applied to the upper 4-bit comparator block. Voltage that corresponded to the upper data is fed through the reference supply to the lower data. VRTS and VRBS pins serve for the self generation of VRT (Reference voltage top) and VRB (Reference voltage bottom).
2. This IC uses an offset cancel type comparator and operates synchronously with an external clock. It features the following operating modes which are respectively indicated on the timing chart with S, H, C symbols. That is input sampling (auto zero) mode, input hold mode and comparison mode.
3. The operation of respective parts is as indicated in the chart. For instance input voltage  $V_i$  (1) is sampled with the falling edge of the first clock by means of the upper comparator block and the lower comparator A block. The upper comparators block finalizes comparison data MD (1) with the rising edge of the first clock. Simultaneously the reference supply generates the lower reference voltage RV (1) that corresponded to the upper results. The lower comparator block finalizes comparison data LD (1) with the rising edge of the second clock. MD (1) and LD (1) are combined and output as Out (1) with the rising edge of the 3rd clock. Accordingly there is a 2.5 clock delay from the analog input sampling point to the digital data output.

**Operation Notes**

1.  **$V_{DD}$ ,  $V_{SS}$**   
To reduce noise effects, separate the analog and digital systems close to the device. For both the digital and analog  $V_{DD}$  pins, use a ceramic capacitor of about  $0.1\mu F$  set as close as possible to the pin to bypass to the respective GND's.
2. **Analog input**  
Compared with the flash type A/D converter, the input capacitance of the analog input is rather small. However it is necessary to conduct the drive with an amplifier featuring sufficient band and drive capability. When driving with an amplifier of low output impedance, parasite oscillation may occur. That may be prevented by inserting a resistance of about  $100\Omega$  in series between the amplifier output and A/D input.
3. **Clock input**  
The clock line wiring should be as short as possible also, to avoid any interference with other signals, separate it from other circuits.
4. **Reference input**  
Voltage between  $V_{RT}$  to  $V_{RB}$  is compatible with the dynamic range of the analog input. Bypassing  $V_{RT}$  and  $V_{RB}$  pins to GND, by means of a capacitor about  $0.1\mu F$ , stable characteristics are obtained. By shorting  $V_{RT}$  and  $V_{RTS}$ ,  $V_{RB}$  and  $V_{RBS}$ , the self bias function that generates  $V_{RT} = 2.6V$  and  $V_{RB} = 0.6V$ , is activated.
5. **Timing**  
Analog input is sampled with the falling edge of CLK and output as digital data with a delay of 2.5 clocks and with the following rising edge. The delay from the clock rising edge to the data output is about 18ns.
6. **OE pin**  
By connecting OE to GND output mode is obtained. By connecting to  $V_{DD}$  high impedance is obtained.
7. **About latch up**  
It is necessary that  $AV_{DD}$  and  $DV_{DD}$  pins be the common source of power supply.  
This is to avoid latch up due to the voltage difference between  $AV_{DD}$  and  $DV_{DD}$  pins when power is ON.  
See "For latch up prevention" of CXD1175P/CXA1106P PCB description.

## Application Circuit















\* : Ceramic Chip Condenser  
0.1 $\mu$ F

↓ : Analog GND

⤵ : Digital GND


Note) It is necessary that AVDD and DVDD pins be the common source of power supply.

**F<sub>c</sub> (max.) vs. Supply voltage****F<sub>c</sub> (max.) vs. Ambient temperature****IDD vs. Supply voltage****IDD vs. Ambient temperature****Output Delay vs. Ambient temperature****Output Delay vs. Ambient temperature**

**Supply current (voltage) vs. Sampling rate****Eff bit vs. Fin****SNR vs. Fin****Output Level vs. Fin****Analog Input Capacitance vs. Vin**


**Package Outline** Unit: mm

CXD1175M 24 pin SOP (Plastic) 300mil 0.3 g



SOP-24P-L01

CXD1175P 24 pin DIP (Plastic) 400mil 2.0 g



DIP-24P-01