

SONY**CXK581000ATM/AYM/AM**

-10LLB

131072-word × 8-bit High Speed CMOS Static RAM**Description**

The CXK581000ATM/AYM/AM is a high speed CMOS static RAM organized as 131072 words by 8 bits.

A polysilicon TFT cell technology realized extremely low stand-by current and higher data retention stability.

Special feature are low power consumption, high speed and broad package line-up.

The CXK581000ATM/AYM/AM is a suitable RAM for portable equipment with battery back up.

Features

- Wide supply voltage range operation: 2.7 to 5.5V
- Fast access time: (Access time)
 - 3V Operation 150ns (Max.)
 - 5V Operation 100ns (Max.)
- Low standby current
 - 3V Operation 14µA (Max.)
 - 5V Operation 20µA (Max.)
- Low voltage data retention: 2.0 V (Min.)
- Broad package line-up

CXK581000ATM/AYM

8mm × 20mm 32 pin TSOP package

CXK581000AM



525mil 32 pin SOP package

Function

131072 word × 8 bit static RAM


Structure

Silicon gate CMOS IC

**Block Diagram**

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A16	Address input
I/O1 to I/O8	Data input output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	Power supply
GND	Ground
NC	No connection

Absolute Maximum Ratings

(Ta=25°C, GND=0 V)

Item	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 to +7.0	V
Input voltage	ViN	-0.5* to Vcc+0.5	
Input and output voltage	Vi/O	-0.5* to Vcc+0.5	
Allowable power dissipation	PD	0.7	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +150	
Soldering temperature	Tsolder	235 · 10	°C · s

*ViN Vi/O=-3.0 V Min. for pulse width less than 50ns.

Truth Table

CE1	CE2	OE	WE	Mode	I/O pin	Vcc current
H	x	x	x	Not selected	High Z	ISB1, ISB2
x	L	x	x	Not selected	High Z	ISB1, ISB2
L	H	H	H	Output disable	High Z	ICC1, ICC2, ICC3
L	H	L	H	Read	Data out	ICC1, ICC2, ICC3
L	H	x	L	Write	Data in	ICC1, ICC2, ICC3

x: "H" or "L"

DC Recommended Operating Conditions

(Ta=0 to +70°C, GND=0 V)

Item	Symbol	Vcc=5V±10%			Vcc=2.7 to 5.5V			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply voltage	Vcc	4.5	—	5.5	2.7	—	5.5	V
Input high voltage	ViH	2.2	—	Vcc+0.3	2.2	—	Vcc+0.3	
Input low voltage	Vil	-0.3*	—	0.8	-0.3*	—	0.4	

*Vil=-3.0 V Min. for pulse width less than 50ns.

Electrical Characteristics**• DC characteristics**

(GND=0 V, Ta=0 to +70°C)

Item	Symbol	Test conditions	Vcc=3V±10%			Vcc=5V±10%			Unit
			Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Input leakage current	IL1	VIN=GND to Vcc	-1	—	1	-1	—	1	μA
Output leakage current	IL0	CE1=ViH or CE2=ViL or OE=ViH or WE=ViL Vi/O=GND to Vcc	-1	—	1	-1	—	1	
Operating power supply current	ICC1	CE1=ViL, CE2=ViH VIN=ViH or ViL IOUT=0mA	—	0.5	1.3	—	7	15	
	ICC2	Min. cycle duty=100% IOUT=0mA	—	14	23	—	35	60	
Average operating current	ICC3	Cycle time 1μs duty=100% IOUT=0mA CE1≤0.2V CE2≥Vcc-0.2V ViL≤0.2V ViH≥Vcc-0.2V	—	3	7	—	10	20	
Standby current	ISB1	CE2≤0.2V or CE1≥Vcc-0.2V CE2≥Vcc-0.2V	0 to +70°C 0 to +40°C +25°C	—	14	—	—	20	μA
	ISB2	CE1=ViH or CE2=ViL	—	0.06	0.3	—	0.6	3	
Output high voltage	VOH	Ioh=-1.0mA	2.2	—	—	2.4	—	—	mA
Output low voltage	VOL	Iol=2.1mA	—	—	0.4	—	—	0.4	

* Ta=25°C

I/O capacitance

(Ta=25°C, f=1MHz)

Item	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} =0V	—	—	7	pF
I/O capacitance	C _{I/O}	V _{I/O} =0V	—	—	8	

Note) This parameter is sampled and is not 100% tested.

AC Characteristics


• AC test conditions

(V_{CC}=2.7 to 5.5V, Ta=0 to +70°C)

• Test circuit

Item	Conditions	
	V _{CC} =3V±10%	V _{CC} =5V±10%
Input pulse high level	V _{IH} =2.2 V	V _{IH} =2.2 V
Input pulse low level	V _{IL} =0.4 V	V _{IL} =0.8 V
Input rise time	t _r =5ns	t _r =5ns
Input fall time	t _f =5ns	t _f =5ns
Input and output reference level	1.5 V	1.5 V
Output load conditions	C _L =100pF, 1TTL	C _L =100pF, 1TTL

• CL includes scope and jig capacitances.



- Read cycle ($\overline{WE} = "H"$)

Item	Symbol	Vcc=3V±10%		Vcc=5V±10%		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	t _{RC}	150	—	100	—	ns
Address access time	t _{AA}	—	150	—	100	
Chip enable access time ($\overline{CE1}$)	t _{CO1}	—	150	—	100	
Chip enable access time ($CE2$)	t _{CO2}	—	150	—	100	
Output enable to output valid	t _{OE}	—	70	—	50	
Output hold from address change	t _{OH}	15	—	15	—	
Chip enable to output in low Z ($\overline{CE1}, CE2$)	t _{LZ1, LZ2}	10	—	10	—	
Output enable to output in low Z (OE)	t _{OLZ}	5	—	5	—	
Chip disable to output in high Z ($CE1, CE2$)	t _{HZ1*, HZ2*}	—	50	—	35	
Output disable to output in high Z (OE)	t _{OHZ*}	—	50	—	35	

* t_{HZ1}, t_{HZ2} and t_{OHZ} are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.


- Write cycle

Item	Symbol	Vcc=3V±10%		Vcc=5V±10%		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	t _{WC}	150	—	100	—	ns
Address valid to end of write	t _{AW}	100	—	70	—	
Chip enable to end of write	t _{CW}	100	—	70	—	
Data to write time overlap	t _{DW}	60	—	40	—	
Data hold from write time	t _{DH}	0	—	0	—	
Write pulse width	t _{WP}	90	—	70	—	
Address setup time	t _{AS}	0	—	0	—	
Write recovery time (WE)	t _{WR}	0	—	0	—	
Write recovery time ($\overline{CE1}, CE2$)	t _{WR1}	0	—	0	—	
Output active from end of write	t _{OW}	10	—	10	—	
Write to output in high Z	t _{WHZ*}	—	30	—	30	


* t_{WHZ} is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

Timing Waveform


- Read cycle (1): $\overline{CE1}=\overline{OE}=VIL$, $CE2=VIH$, $\overline{WE}=VIH$




- Read cycle (2): $\overline{WE}=VIH$




- Write cycle (1): \overline{WE} control



- Write cycle (2): $\overline{CE1}$ control



- Write cycle (3): $\overline{CE2}$ control




Note)


- *1 Write is executed when both $\overline{CE1}$ and \overline{WE} are at low and $\overline{CE2}$ is at high simultaneously.
- *2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.
- *3 t_{WR1} is tested from either the rising edge of $\overline{CE1}$ or the falling edge of $\overline{CE2}$, whichever comes earlier, until the end of the write cycle.

Data retention waveform

- Low supply voltage data retention waveform (1) ($\overline{CE1}$ control)



- Low supply voltage data retention waveform (2) ($\overline{CE2}$ control)

**Data Retention Characteristics**

(Ta=0 to 70°C)







Item	Symbol	Test conditions		Min.	Typ.	Max.	Unit	
Data retention voltage	VDR	*1 ICCDR1 Vcc=3.0 V* ¹	2.0	—	5.5	—	V	
Data retention current	ICCDR1		0 to +70°C	—	—	12	μA	
			0 to +40°C	—	—	2.4		
			+25°C	—	0.4	1.2		
Data retention setup time	tCDRS	VCC=2.0 to 5.5 V* ¹		—	0.7* ²	20	ns	
Recovery time	tR	Chip disable to data retention mode		5	—	—	ms	







Note)







*1 $\overline{CE1} \geq Vcc - 0.2V$, $\overline{CE2} \geq Vcc - 0.2V$ [$\overline{CE1}$ control] or $\overline{CE2} \leq 0.2V$ [$\overline{CE2}$ control]






*2 Vcc=5 V, Ta=25°C

Example of Representative Characteristics










Package Outline Unit : mm

CXK581000ATM


NOTE: NOT INCLUDE MOLD FINS.

PACKAGE STRUCTURE

SONY CODE	TSOP-32P-L01
EIAJ CODE	TSOP032-P-0820-A
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

CXK581000AYM

NOTE> Dimension "a" does not include mold protrusion.

DETAIL A

PACKAGE STRUCTURE


SONY CODE	TSOP-32P-L01R
EIAJ CODE	TSOP032-P-0820-B
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

Package Outline Unit : mm

CXK581000AM

32PIN SOP(PLASTIC) 525MIL



PACKAGE STRUCTURE

SONY CODE	SOP-32P-L02
EIAJ CODE	"SOP32-P-0625-A
JEDEC CODE	

PACKAGE MATERIAL	EPoxy Resin
LEAD TREATMENT	Solder Plating
LEAD MATERIAL	Al Alloy
PACKAGE WEIGHT	1.2g