

SONY**CXK58257CTM/CYM/CM/CP -70LLX**

32768-word × 8-bit High Speed CMOS Static RAM

Description

The CXK58257CTM/CYM/CM/CP is 262,144 bits high speed CMOS static RAM organized as 32768 words by 8 bits.

Special feature are operating on a single 5V supply, low power consumption and high speed and broad package line-up.

The CXK58257CTM/CYM/CM/CP is a suitable RAM for portable equipment with battery back up.

Features

- Extended operating temperature: -25 to +85°C
- Single +5V supply: 5V ± 10%
- Fast access time:
CXK58257CTM/CYM/CM/CP (Access time)
-70LLX 70ns (Max.)
- Low standby current: 10µA (Max.)
- Low data retention current: 6µA (Max.)
- Direct TTL compatible: All inputs and outputs
- Data retention voltage: 2.0V (Min.)
- Broad package line-up

CXK58257CTM/CYM

8mm × 13.4mm 28 pin TSOP Package

CXK58257CM

450mil 28 pin SOP Package

CXK58257CP


600mil 28 pin DIP Package

Function


32768-word × 8 bit static RAM

Structure


Silicon gate CMOS IC



Block Diagram



Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O8	Data input/output
\overline{CE}	Chip enable input
\overline{WE}	Write enable input
\overline{OE}	Output enable input
Vcc	+5V power supply
GND	Ground

Absolute Maximum Ratings

(Ta = 25°C, GND = 0V)

Item	Symbol		Rating	Unit
Supply voltage	Vcc		-0.5 to +7.0	V
Input voltage	VIN		-0.5*1 to Vcc + 0.5	
Input and output voltage	Vi/o		-0.5*1 to Vcc + 0.5	
Allowable power dissipation	PD	CXK58257CP	1.0	W
		CXK58257CTM/CYM/CM	0.7	
Operating temperature	Topr		-25 to +85	°C
Storage temperature	Tstg		-55 to +150	
Soldering temperature · time	Tsolder	CXK58257CP	260 · 10	°C · s
		CXK58257CTM/CYM/CM	235 · 10	

*1 $V_{IN}, V_{I/O} = -3.0V$ Min. for pulse width less than 50ns.

Truth Table

\overline{CE}	\overline{OE}	\overline{WE}	Mode	I/O1 to I/O8 pin	Vcc Current
H	\times	\times	Not selected	High Z	I_{SB1}, I_{SB2}
L	H	H	Output disable	High Z	I_{CC1}, I_{CC2}
L	L	H	Read	Data out	I_{CC1}, I_{CC2}
L	\times	L	Write	Data in	I_{CC1}, I_{CC2}

“H” or “I”

DC Recommended Operating Conditions

(Ta = -25 to +85°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input high voltage	V _{IH}	2.2	—	V _{CC} + 0.3	
Input low voltage	V _{IL}	-0.3*2	—	0.8	

*2 $V_{IL} = -3.0V$ Min. for pulse width less than 50ns.

Electrical Characteristics**• DC characteristics**(V_{CC} = 5V ± 10%, GND = 0V, Ta = -25 to +85°C)

Item	Symbol	Test Conditions	Min.	Typ.*1	Max.	Unit
Input leakage current	I _{LI}	V _{IN} = GND to V _{CC}	-0.5	—	0.5	μA
Output leakage current	I _{LO}	$\overline{CE} = V_{IH}$ or $OE = V_{IH}$ or $\overline{WE} = V_{IL}$ V _{I/O} = GND to V _{CC}	-0.5	—	0.5	μA
Operation power supply current	I _{CC1}	$CE = V_{IL}$ V _{IN} = V _{IH} or V _{IL} I _{OUT} = 0mA	—	3	10	mA
Average operating current	I _{CC2}	Min. cycle duty = 100% I _{OUT} = 0mA	—	40	60	mA
Standby current	I _{SB1}	$CE \geq V_{CC} - 0.2V$	-25 to +85°C	—	—	10
			-25 to +70°C	—	—	5
			-25 to +40°C	—	—	1
			+25°C	—	0.2	0.5
	I _{SB2}	$CE = V_{IH}$	—	0.4	2	mA
Output high voltage	V _{OH}	I _{OH} = -1.0mA	2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} = 2.1mA	—	—	0.4	V


*1 V_{CC} = 5V, Ta = 25°C**I/O capacitance**

(Ta = 25°C, f = 1MHz)

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} = 0V	—	—	7	pF
I/O capacitance	C _{I/O}	V _{I/O} = 0V	—	—	8	pF

Note) This parameter is sampled and is not 100% tested.**AC Characteristics****• AC test conditions** (V_{CC} = 5V ± 10%, Ta = -25 to +85°C)

Item	Conditions
Input pulse high level	V _{IH} = 2.4V
Input pulse low level	V _{IL} = 0.6V
Input rise time	t _r = 5ns
Input fall time	t _f = 5ns
Input and output reference level	1.5V
Output load conditions	C _L *2 = 100pF, 1TTL

*2 C_L includes scope and jig capacitances.

• **Read cycle (\overline{WE} = "H")**

Item	Symbol	-70LLX		Unit
		Min.	Max.	
Read cycle time	t_{RC}	70	—	ns
Address access time	t_{AA}	—	70	
Chip enable access time	t_{CO}	—	70	
Output enable to output valid	t_{OE}	—	40	
Output hold from address change	t_{OH}	10	—	
Chip enable to output in low Z (\overline{CE})	t_{LZ}	10	—	
Output enable to output in low Z (\overline{OE})	t_{OLZ}	5	—	
Chip disable to output in high Z (\overline{CE})	t_{HZ}^{*1}	—	25	
Output disable to output in high Z (\overline{OE})	t_{OHZ}^{*1}	—	25	

*1 t_{HZ} and t_{OHZ} are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.


• **Write cycle**

Item	Symbol	-70LLX		Unit
		Min.	Max.	
Write cycle time	t_{WC}	70	—	ns
Address valid to end of write	t_{AW}	60	—	
Chip enable to end of write	t_{CW}	60	—	
Data to write time overlap	t_{DW}	30	—	
Data hold from write time	t_{DH}	0	—	
Write pulse width	t_{WP}	50	—	
Address setup time	t_{AS}	0	—	
Write recovery time (\overline{WE})	t_{WR}	5	—	
Write recovery time (\overline{CE})	t_{WR1}	0	—	
Output active from end of write	t_{ow}	10	—	
Write to output in high Z	t_{WHZ}^{*2}	—	25	


*2 t_{WHZ} is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

Timing Waveform


- **Read cycle (1):** $\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$




- **Read cycle (2):** $\overline{WE} = V_{IH}$



- **Write cycle (1):** \overline{WE} control



- Write cycle (2): $\overline{\text{CE}}$ control




*1 Write is executed when both $\overline{\text{CE}}$ and $\overline{\text{WE}}$ are at low simultaneously.

*2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.

*3 t_{WR1} is tested from the rising edge of $\overline{\text{CE}}$, until the end of the write cycle.

Data retention waveform







- Low supply voltage data retention waveform







**Data Retention Characteristics**

(Ta = -25 to +85°C)

Item	Symbol	Test conditions			Min.	Typ.	Max.	Unit
Data retention voltage	V_{DR}	$\overline{CE} \geq V_{CC} - 0.2V$			2.0	—	5.5	V
Data retention current	I_{CCDR1}	$V_{CC} = 3.0V$ $CE \geq 2.8V$	-25 to +85°C	—	—	6	μA	
			-25 to +70°C	—	—	3		
			-25 to +40°C	—	—	0.6		
			+25°C	—	0.1	0.3		
	I_{CCDR2}	$V_{CC} = 2.0$ to $5.5V$ $CE \geq V_{CC} - 0.2V$	—	0.2*1	—	10		
Data retention setup time	t_{CDRS}	Chip disable to data retention mode			0	—	—	ns
Recovery time	t_R				5	—	—	ms

*1 $V_{CC} = 5V$, $T_a = 25^\circ C$

Example of Representative Characteristics




Package Outline

Unit: mm

CXK58257CTM

28PIN TSOP (Plastic)



NOTE: Dimension "*" does not include mold protrusion.


PACKAGE STRUCTURE

SONY CODE	TSOP-28P-L01
EIAJ CODE	TSOP028-P-0000-A
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.2g

CXK58257CYM

28PIN TSOP (Plastic)



NOTE: Dimension "*" does not include mold protrusion.


PACKAGE STRUCTURE

SONY CODE	TSOP-28P-L01R
EIAJ CODE	TSOP028-P-0000-B
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.2g

CXK58257CM

28PIN SOP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	SOP-28P-L05
EIAJ CODE	*SOP028-P-0450
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.7g

CXK58257CP

28PIN DIP (PLASTIC) 600mil



PACKAGE STRUCTURE

SONY CODE	DIP-28P-04
EIAJ CODE	*DIP028-P-0600-D
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	4.2g