

256K x 18 Synchronous-Pipelined Cache Tag RAM

Features

- Fast match times: 3.5, 3.8, 4.0 and 4.5 ns
- Fast clock speed: 166, 150, 133, and 100 MHz
- Fast OE access times: 3.5, 3.8, 4.0 and 5.0 ns
- Pipelined data comparator
- . Data input register load control by DEN
- Optimal for depth expansion (one cycle chip deselect to eliminate bus contention)
- 3.3V –5% and +10% core power supply
- 2.5V or 3.3V I/O supply
- 5V tolerant inputs except I/Os
- Clamp diodes to V_{SS} at all inputs and outputs
- · Common data inputs and data outputs
- JTAG boundary scan
- Byte Write Enable and Global Write control
- Three chip enables for depth expansion and address pipeline
- Address, data, and control registers
- Internally self-timed Write Cycle
- · Burst control pins (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- Low-profile JEDEC standard 100-pin TQFP package

Functional Description

The Cypress Synchronous Burst SRAM family employs high-speed, low power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (\overline{CE}), depth-expansion Chip Enables (\overline{CE}_2) and CE₂), Burst Control Inputs (ADSC, ADSP, and ADV), Write Enables (WEL, WEH, and BWE), Global Write (GW), and Data Input Enable (DEN).

Asynchronous inputs include the Burst Mode Control (MODE), the Output Enable (OE) and the Match Output Enable (MOE). The data outputs (Q) and Match Output (MATCH), enabled by OE and MOE respectively, are also asynchronous.

Addresses and chip enables are registered with either Address Status Processor (ADSP) or Address status Controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the Burst Advance pin (ADV).

Data inputs are registered with Data Input Enable (DEN) and chip enable pins (\overline{CE} , \overline{CE}_2 , and \overline{CE}_2). The outputs of the data input registers are compared with data in the memory array and a match signal is generated. The match output is gated into a pipeline register and released to the match output pin at the next rising edge of Clock (CLK).


Address, data inputs, and write controls are registered on-chip to initiate self-timed WRITE cycle. WRITE cycles can be one to two bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. WEL controls DQ1-DQ9. WEH controls DQ10-DQ18. WEL and WEH can be active only with BWE being LOW. GW being LOW causes all bytes to be written.

The CY7C1359C/GVT71256T18 operates from a +3.3V power supply with output power supply being +2.5V or +3.3V. All inputs and outputs are LVTTL compatible. The device is ideally suited for address tag RAM for up to 8 MB secondary cache.

Selection Guide

	7C1359A-166 71256T36-6	7C1359A-150 71256T36-6.7	7C1359A-133 71256T36-7.5	7C1359A-100 71256T36-10
Maximum Access Time (ns)	3.5	3.8	4.0	4.5
Maximum Operating Current (mA)	310	275	250	190
Maximum CMOS Standby Current (mA)	20	20	20	20






Note:

1. The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions and timing diagrams for detailed information.



Pin Configurations





119-Lead BGA Top View

	1	2	3	4	5	6	7
Α	V_{CCQ}	Α	Α	ADSP	Α	Α	V _{CCQ}
В	NC	CE ₂	Α	ADSC	Α	CE ₂	NC
С	NC	Α	Α	V _{CC}	Α	Α	NC
D	DQ10	NC	V _{SS}	NC	V _{SS}	DQ9	NC
E	NC	DQ11	V _{SS}	CE	V _{SS}	NC	DQ8
F	V _{CCQ}	NC	V _{SS}	OE	V _{SS}	DQ7	V _{CCQ}
G	NC	DQ12	WEH	ADV	V _{SS}	NC	DQ6
Н	DQ13	NC	V_{SS}	GW	V_{SS}	DQ5	NC
J	V _{CCQ}	V _{CC}	NC	V _{CC}	NC	V _{CC}	V_{CCQ}
K	NC	DQ14	V_{SS}	CLK	V_{SS}	NC	DQ4
L	DQ15	NC	V_{SS}	NC	WEL	DQ3	NC
М	V _{CCQ}	DQ16	V _{SS}	BWE	V _{SS}	MATCH	V _{CCQ}
N	DQ17	NC	V _{SS}	A1	V _{SS}	DQ2	DEN
Р	NC	DQ18	V _{SS}	A0	V _{SS}	MOE	DQ1
R	NC	Α	MODE	V _{CC}	NC	Α	NC
T	NC	Α	Α	NC	Α	Α	ZZ
U	V _{CCQ}	TMS	TDI	TCK	TDO	NC	V _{CCQ}



Pin Descriptions

BGA Pins	TQFP Pins	Name	Туре	Description
4P 4N 2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 2R, 6R, 2T, 3T, 5T, 6T	37 36 35, 34, 33, 32, 100, 99, 82, 81, 80, 48, 47, 46, 45, 44, 49, 50	A0 A1 A	Input- Synchronous	Addresses: These inputs are registered and must meet the set-up and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle.
5L 3G	93 94	WEL WEH	Input- Synchronous	Byte Write Enables: A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. WEL controls DQ1–DQ9. WEH controls DQ10–DQ18. Data I/O are high impedance if either of these inputs are LOW, conditioned by BWE being LOW.
4M	87	BWE	Input- Synchronous	Write Enable: This active LOW input gates byte write operations and must meet the set-up and hold times around the rising edge of CLK.
4H	88	GW	Input- Synchronous	Global Write: This active LOW input allows a full 18-bit WRITE to occur independent of the BWE and WEn lines and must meet the set-up and hold times around the rising edge of CLK.
4K	89	CLK	Input- Synchronous	Clock: This signal registers the addresses, data, chip enables, write control, and data input enable control input on its rising edge. All synchronous inputs must meet set-up and hold times around the clock's rising edge.
4E	98	CE	Input- Synchronous	Chip Enable: This active LOW input is used to enable the device and to gate ADSP.
6B	92	CE ₂	Input- Synchronous	Chip Enable: This active LOW input is used to enable the device.
2B	97	CE ₂	input- Synchronous	Chip Enable: This active HIGH input is used to enable the device.
4F	86	ŌE	Input	Output Enable: This active LOW asynchronous input enables the data output drivers.
4G	83	ADV	Input- Synchronous	Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance).
4A	84	ADSP	Input- Synchronous	Address Status Processor: This active LOW input, along with CE being LOW, causes a new external address to be registered and a READ cycle is initiated using the new address.
4B	85	ADSC	Input- Synchronous	Address Status Controller: This active LOW input causes device to be deselected or selected along with new external address to be registered. A READ or WRITE cycle is initiated depending upon write control inputs.
3R	31	MODE	Input- Static	Mode: This input selects the burst sequence. A LOW on this pin selects Linear Burst. A NC or HIGH on this pin selects Interleaved Burst.
7T	64	ZZ	Input- Asynchronous	Snooze: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect).
7N	52	DEN	Input- Synchronous	Data Input Enable: This active LOW input is used to control the update of data input registers.
6M	53	MATCH	Output	Match Output: MATCH will be HIGH if data in the data input registers match the data stored in the memory array, assuming MOE being LOW. MATCH will be LOW if data do not match.



Pin Descriptions (continued)

BGA Pins	TQFP Pins	Name	Туре	Description
6P	51	MOE	Input	Match Output Enable: This active LOW asynchronous input enables the MATCH output drivers.
7P, 6N, 6L, 7K, 6H, 7G, 6F, 7E, 6D, 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P	58, 59, 62, 63, 68, 69, 72, 73, 74, 8, 9, 12, 13, 18, 19, 22, 23, 24	DQ1- DQ18	Input/ Output	Data Inputs/Outputs: Input data must meet setup and hold times around the rising edge of CLK.
5U	42	TDO	Output	IEEE 1149.1 test output. LVTTL-level output.
2U 3U 4U	38 39 43	TMS TDI TCK	Input	IEEE 1149.1 test inputs. LVTTL-level inputs.
4C, 2J, 4J, 6J, 4R	15, 41,65, 91	V _{CC}	Supply	Power Supply: +3.3V –5% and +10%
3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V _{SS}	Ground	Ground: GND
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	4, 11, 20, 27, 54, 61, 70, 77	V _{CCQ}	I/O Supply	Output Buffer Supply: +2.5V (from 2.375V to V _{CC})
1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K, 2L, 4L, 7L, 2N, 1P, 1R, 5R, 7R, 1T, 4T, 6U	1-3, 6, 7, 14, 16, 25, 28-30, 56, 57, 66, 75, 78, 79, 95, 96	NC	-	No Connect: These signals are not internally connected.

Burst Address Table (MODE = NC/V_{CC})

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
AA00	AA01	AA10	AA11
AA01	AA00	AA11	AA10
AA10	AA11	AA00	AA01
AA11	AA10	AA01	AA00

Burst Address Table (MODE = GND)

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal)
AA00	AA01	AA10	AA11
AA01	AA10	AA11	AA00
AA10	AA11	AA00	AA01
AA11	AA00	AA01	AA10

Partial Truth Table for MATCH^[2, 3, 4, 5, 6]

Operation	E	WE	DEN	MOE	OE	MATCH	DQ
READ Cycle	L	Н	Х	Х	L	-	Q
WRITE Cycle	L	L	L	Х	Н	-	D
Fill WRITE Cycle	L	L	Н	Х	Н	-	High-Z
COMPARE Cycle	L	Н	L	L	Н	Output	D
Deselected Cycle (MATCH Out)	Н	Х	Х	L	Х	Н	High-Z
Deselected Cycle	Н	Х	Х	Н	Χ	High-Z	High-Z

- X means "don't care." H means logic HIGH. L means logic LOW. It is assumed in this table that ADSP is HIGH and ADSC is LOW.
 EL is defined as CE=LOW and CE₂=LOW and CE₂=HIGH. E = H is defined as CE=HIGH or CE₂=HIGH or CE₂=LOW. WE is defined as [BWE + WEL*WEH]*GW.
 All inputs except OE and MOE must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
 For a write operation following a read operation, OE must be HIGH before the input data required setup time plus High-Z time for OE and staying HIGH throughout the input data hold time.
 This device contains circuitry that will ensure the outputs will be in High-Z during power-up.



Truth Table^[5, 6, 7, 8, 9, 10, 11]

Operation	Address Used	CE	CE2	CE2	ADSP	ADSC	ADV	WRITE	ŌĒ	CLK	DQ
Deselected Cycle, Power Down	None	Н	Х	Х	Х	L	Х	Х	Χ	L-H	High-Z
Deselected Cycle, Power Down	None	L	Х	L	L	Х	Х	Х	Χ	L-H	High-Z
Deselected Cycle, Power Down	None	L	Н	Х	L	Х	Х	Х	Χ	L-H	High-Z
Deselected Cycle, Power Down	None	L	Х	L	Н	L	Х	Х	Χ	L-H	High-Z
Deselected Cycle, Power Down	None	L	Н	Х	Н	L	Х	Х	Χ	L-H	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	Х	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	Х	Х	Х	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	Н	L	Х	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	Н	L	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Χ	Χ	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Χ	Χ	Н	Н	L	L	Χ	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Χ	L-H	D
READ Cycle, Suspend Burst	Current	Х	Χ	Χ	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Χ	Χ	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Χ	Х	Х	Н	Н	Н	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	L-H	D

Partial Truth Table for READ/WRITE^[12]

Function	GW	BWE	WEH	WEL
READ	Н	Н	Х	Х
READ	Н	L	Н	Н
WRITE one byte	Н	L	L	Н
WRITE all bytes	Н	L	L	L
WRITE all bytes	L	Х	Х	Х

- Notes:

 7. X means "Don't Care." H means logic HIGH. L means logic LOW. WRITE = L means [BWE + WEL*WEH]*GW equals LOW. WRITE = H means [BWE + WEL*WEH]*GW equals LOW.



IEEE 1149.1 Serial Boundary Scan (JTAG)

Overview

This device incorporates a serial boundary scan access port (TAP). This port is designed to operate in a manner consistent with IEEE Standard 1149.1-1990 (commonly referred to as JTAG), but does not implement all of the functions required for IEEE 1149.1 compliance. Certain functions have been modified or eliminated because their implementation places extra delays in the critical speed path of the device. Nevertheless, the device supports the standard TAP controller architecture (the TAP controller is the state machine that controls the TAP's operation) and can be expected to function in a manner that does not conflict with the operation of devices with IEEE Standard 1149.1 compliant TAPs. The TAP operates using LVTTL/LVCMOS logic level signaling.

Disabling the JTAG Feature

It is possible to use this device without using the JTAG feature. To disable the TAP controller without interfering with normal operation of the device, TCK should be tied LOW (V_{SS}) to prevent clocking the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be pulled up to V_{CC} through a resistor. TDO should be left unconnected. Upon power-up the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port (TAP)

TCK - Test Clock (INPUT)

Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.

TMS - Test Mode Select (INPUT)

The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

TDI - Test Data In (INPUT)

The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction register (refer to Figure 1, TAP Controller State Diagram). It is allowable to leave this pin unconnected if it is not used in an application. The pin is pulled up internally, resulting in a logic HIGH level. TDI is connected to the most significant bit (MSB) of any register. (See Figure 2.)

TDO - Test Data Out (OUTPUT)

The TDO output pin is used to serially clock data-out from the registers. The output that is active depending on the state of the TAP state machine (refer to *Figure 1*, TAP Controller State Diagram). Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. TDO is connected to the least significant bit (LSB) of any register. (See *Figure 2*.)

Performing a TAP Reset

The TAP circuitry does not have a Reset pin (\overline{TRST} , which is optional in the IEEE 1149.1 specification). A RESET can be performed for the TAP controller by forcing TMS HIGH (V_{CC}) for five rising edges of TCK and pre-loads the instruction register with the IDCODE command. This type of reset does not affect the operation of the system logic. The reset affects test logic only.

At power-up, the TAP is reset internally to ensure that TDO is in a High-Z state.

Test Access Port (TAP) Registers

Overview

The various TAP registers are selected (one at a time) via the sequences of ones and zeros input to the TMS pin as the TCK is strobed. Each of the TAP's registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on subsequent falling edge of TCK. When a register is selected, it is connected between the TDI and TDO pins.

Instruction Register

The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run test/idle or the various data register states. The instructions are three bits long. The register can be loaded when it is placed between the TDI and TDO pins. The parallel outputs of the instruction register are automatically preloaded with the IDCODE instruction upon power-up or whenever the controller is placed in the test-logic reset state. When the TAP controller is in the Capture-IR state, the two least significant bits of the serial instruction register are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

The bypass register is a single-bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the device TAP to another device in the scan chain with minimum delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The Boundary scan register is connected to all the input and bidirectional I/O pins (not counting the TAP pins) on the device. This also includes a number of NC pins that are reserved for future needs. There are a total of 70 bits for a x36 device and 51 bits for a x18 device. The boundary scan register, under the control of the TAP controller, is loaded with the contents of the device I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE-Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order table describes the order in which the bits are connected. The first column defines the bit's position in the boundary scan register. The MSB of the register is connected to TDI, and LSB is connected to TDO. The second column is the signal name and the third column is the bump number. The third column is the TQFP pin number and the fourth column is the BGA bump number.

CY7C1359A/GVT71256T18



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the device as described in the Identification Register Definitions table.

TAP Controller Instruction Set

Overview

There are two classes of instructions defined in the IEEE Standard 1149.1-1990; the standard (public) instructions and device specific (private) instructions. Some public instructions are mandatory for IEEE 1149.1 compliance. Optional public instructions must be implemented in prescribed ways.

Although the TAP controller in this device follows the IEEE 1149.1 conventions, it is not IEEE 1149.1 compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but can not be used to load address, data, or control signals into the device or to preload the I/O buffers. In other words, the device will not perform IEEE 1149.1 EXTEST, INTEST, or the preload portion of the SAMPLE/PRELOAD command

When the TAP controller is placed in Capture-IR state, the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction sets for this device are listed in the following tables.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this device.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the device responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between two instructions. Unlike SAMPLE/PRELOAD instruction, EXTEST places the device outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the ID register when the controller is in

Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in the instruction upon power-up and at any time the TAP controller is placed in the test-logic reset state.

SAMPLE-Z

If the High-Z instruction is loaded in the instruction register, all output pins are forced to a High-Z state and the boundary scan register is connected between TDI and TDO pins when the TAP controller is in a Shift-DR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is an IEEE 1149.1 mandatory instruction. The PRELOAD portion of the command is not implemented in this device, so the device TAP controller is not fully IEEE 1149.1-compliant.

When the SAMPLE/PRELOAD instruction is loaded in the instruction register and the TAP controller is in the Capture-DR state, a snap shot of the data in the device's input and I/O buffers is loaded into the boundary scan register. Because the device system clock(s) are independent from the TAP clock (TCK), it is possible for the TAP to attempt to capture the input and I/O ring contents while the buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results can not be expected. To guarantee that the boundary scan register will capture the correct value of a signal, the device input signals must be stabilized long enough to meet the TAP controller's capture setup plus hold time (t_{CS} plus t_{CH}). The device clock input(s) need not be paused for any other TAP operation except capturing the input and I/O ring contents into the boundary scan register.

Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE/PRELOAD instruction loaded in the instruction register has the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP controller is in the Shift-DR state, the bypass register is placed between TDI and TDO. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

Reserved

Do not use these instructions. They are reserved for future use.






Figure 1. TAP Controller State Diagram^[13]

Note

13. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.






Figure 2. TAP Controller Block Diagram

TAP DC Electrical Characteristics (20°C \leq T $_{\rm j}$ \leq 110°C; V $_{\rm CC}$ = 3.3V -0.2V and +0.3V unless otherwise noted)

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{IH}	Input High (Logic 1) Voltage ^[15, 16]		2.0	V _{CC} + 0.3	V
V _{II}	Input Low (Logic 0) Voltage ^[15, 16]		-0.3	0.8	V
IL _I	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$	-5.0	5.0	μΑ
ILO	Output Leakage Current	Output disabled, 0V ≤ V _{IN} ≤ V _{CCQ}	-5.0	5.0	μА
V _{OLC}	LVCMOS Output Low Voltage ^[15, 17]	I _{OLC} = 100 μA		0.2	V
V _{OHC}	LVCMOS Output High Voltage ^[15, 17]	I _{OHC} = 100 μA	V _{CC} - 0.2		V
V _{OLT}	LVTTL Output Low Voltage ^[15]	I _{OLT} = 8.0 mA		0.4	V
V _{OHT}	LVTTL Output High Voltage ^[15]	I _{OHT} = 8.0 mA	2.4		V

X = 53 for this device.
 All Voltage referenced to V_{SS} (GND).
 Overshoot: V_{IH}(AC)≤V_{CC}+1.5V for t≤t_{KHKH}/2, Undershoot: V_{IL}(AC)≤-0.5V for t≤t_{KHKH}/2, Power-up: V_{IH}≤3.6V and V_{CC}≤3.135V and V_{CCQ}≤1.4V for t≤200 ms. During normal operation, V_{CCQ} must not exceed V_{CC}. Control input signals (such as GW, ADSC, etc.) may not have pulse widths less than t_{KHKL} (min.).
 This parameter is sampled.




TAP AC Switching Characteristics Over the Operating Range^[18, 19]

Parameter	Description	Min.	Max	Unit
Clock				•
t _{THTH}	Clock Cycle Time	20		ns
f _{TF}	Clock Frequency		50	MHz
t _{THTL}	Clock HIGH Time	8		ns
t _{TLTH}	Clock LOW Time	8		ns
Output Times				
t _{TLQX}	TCK LOW to TDO Unknown	0		ns
t _{TLQV}	TCK LOW to TDO Valid		10	ns
t _{DVTH}	TDI Valid to TCK HIGH	5		ns
t _{THDX}	TCK HIGH to TDI Invalid	5		ns
Set-up Times				
t _{MVTH}	TMS Set-up	5		ns
t _{CS}	Capture Set-up	5		ns
Hold Times		•	•	•
t _{THMX}	TMS Hold	5		ns
t _{CH}	Capture Hold	5		ns

 ^{18.} t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.
 19. Test conditions are specified using the load in TAP AC Test Conditions.



TAP Timing and Test Conditions





Identification Register Definitions

Instruction Field	512K x 18	Description
REVISION NUMBER (31:28)	XXXX	Reserved for revision number.
DEVICE DEPTH (27:23)	00111	Defines depth of 256K words.
DEVICE WIDTH (22:18)	00011	Defines width of x18 bits.
RESERVED (17:12)	XXXXXX	Reserved for future use.
CYPRESS JEDEC ID CODE (11:1)	00011100100	Allows unique identification of DEVICE vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	54

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all device outputs to High-Z state. This instruction is not IEEE 1149.1-compliant.
IDCODE	001	Preloads ID register with vendor ID code and places it between TDI and TDO. This instruction does not affect device operations.
SAMPLE-Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all device outputs to High-Z state.
RESERVED	011	Do not use these instructions; they are reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. This instruction does not affect device operations. This instruction does not implement IEEE 1149.1 PRELOAD function and is therefore not 1149.1-compliant.
RESERVED	101	Do not use these instructions; they are reserved for future use.
RESERVED	110	Do not use these instructions; they are reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This instruction does not affect device operations.



Boundary Scan Order

Bit#	Signal Name	TQFP	Bump ID
1	А	44	2R
2	Α	45	2T
3	Α	46	3T
4	Α	47	5T
5	А	48	6R
6	А	49	3B
7	А	50	5B
8	MOE	51	6P
9	DEN	52	7N
10	MATCH	53	6M
11	DQ1	58	7P
12	DQ2	59	6N
13	DQ3	62	6L
14	DQ4	63	7K
15	ZZ	64	7T
16	DQ5	68	6H
17	DQ6	69	7G
18	DQ7	72	6F
19	DQ8	73	7E
20	DQ9	74	6D
21	А	80	6T
22	А	81	6A
23	А	82	5A
24	ADV	83	4G
25	ADSP	84	4A
26	ADSC	85	4B
27	ŌĒ	86	4F
28	BWE	87	4M
29	GW	88	4H
30	CLK	89	4K
31	Œ ₂	92	6B
32	WEL	93	5L
33	WEH	94	3G
34	CE ₂	97	2B

Boundary Scan Order (continued)

Bit#	Signal Name	TQFP	Bump ID
35	CE	98	4E
36	А	99	3A
37	А	100	2A
38	DQ10	8	ID
39	DQ11	9	2E
40	DQ12	12	2G
41	DQ13	13	1H
42	NC	14	5R
43	DQ14	18	2K
44	DQ15	19	1L
45	DQ16	22	2M
46	DQ17	23	1N
47	DQ18	24	2P
48	MODE	31	3R
49	А	32	2C
50	Α	33	3C
51	Α	34	5C
52	Α	35	6C
53	A1	36	4N
54	A0	37	4P

Maximum Ratings

Voltage on V _{CC} Supply Relative to V _{SS}	0.5V to +4.6V
V _{IN}	0.5V to V _{CC} +0.5V
Storage Temperature (plastic)	–55°C to +150°C
Junction Temperature	+150°C
Power Dissipation	1.0W
Short Circuit Output Current	50 mA

Operating Range

Range	Ambient Temperature ^[20]	V _{cc}
Com'l	0°C to +70°C	3.3V -5%/+10%

Note

20. T_A is the case temperature.



Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{IHD}	Input High (Logic 1) Voltage ^[15, 21]	Data Inputs (DQxx)	1.7	V _{CC} +0.3	V
V _{IH}		All Other Inputs	1.7	4.6	V
V _{II}	Input Low (Logic 0) Voltage ^[15, 21]		-0.3	0.8	V
IL	Input Leakage Current ^[22]	$0V \le V_{IN} \le V_{CC}$	-2	2	μΑ
ILO	Output Leakage Current	Output(s) disabled, $0V \le V_{OUT} \le V_{CC}$	-2	2	μΑ
V _{OH}	Output High Voltage ^[15, 23]	$I_{OH} = -4.0 \text{ mA at } V_{CCQ} = 3.135 \text{V}$	2.4		V
V _{OH}		$I_{OH} = -4.0 \text{ mA} \text{ at } V_{CCQ} = 2.375 \text{V}$	1.7		
V _{OL}	Output Low Voltage ^[15, 23]	I _{OL} = 8.0 mA		0.4	V
V _{CC}	Supply Voltage ^[15]		3.135	3.6	V
V _{CCQ}	I/O Supply Voltage ^[15]		2.375	V _{CC}	V

Parameter	Description	Conditions	Тур.	166 MHz/ -6	150 MHz/ -6.7	133 MHz/ -7.5	100 MHz/ -10	Unit
Icc	Power Supply Current: Operating ^[24, 25, 26]	Device selected; all inputs \leq V _{IL} or \geq V _{IH} ; cycle time \geq t _{KC} min.; V _{CC} = Max.; outputs open	100	310	275	250	190	mA
I _{SB2}	CMOS Standby ^[25, 26]	Device deselected; $V_{CC} = Max.$; all inputs $\leq V_{SS} + 0.2$ or $\geq V_{CC} - 0.2$; all inputs static; CLK frequency = 0	5	10	10	10	10	mA
I _{SB3}	TTL Standby ^[25, 26]	Device deselected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$; all inputs static; $V_{CC} = Max.$; CLK frequency = 0	10	20	20	20	20	mA
I _{SB4}	Clock Running ^[25, 26]	Device deselected; all inputs \leq V _{IL} or \geq V _{IH} ; V _{CC} = Max.; CLK cycle time \geq t _{KC} min.	40	80	70	60	50	mA

Capacitance^[17]

Parameter	Description	Test Conditions	Тур.	Max.	Unit
C _I	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	4	5	pF
C _O	Input/Output Capacitance (DQ)	$V_{CC} = 3.3V$	7	8	pF


Thermal Resistance

Description	Test Conditions	Symbol	BGA Typ.	TQFP Typ.	Unit
Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer PCB	Θ_{JA}	19	25	°C/W
Thermal Resistance (Junction to Case)	4-layer FOB	$\Theta_{\sf JC}$	9	9	°C/W

- Note:
 21. Overshoot: V_{IH} ≤ +6.0V for t ≤ t_{KC} /2. Undershoot:V_{IL} ≤ -2.0V for t ≤ t_{KC} /2.
 22. MODE pin has an internal pull-up and ZZ pin has an internal pull-down. These two pins exhibit an input leakage current of ±30 μA.
 23. AC I/O curves are available upon request.
 24. I_{CC} is given with no output current. I_{CC} increases with greater output loading and faster cycle times.
 25. "Device Deselected" means the device is in Power-Down mode as defined in the truth table. "Device Selected" means the device is active.
 26. Typical values are measured at 3.3V, 25°C, and 8.5-ns cycle time.



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[27]

		-6 166 MHz		-6.7 150 MHz		-7.5 133 MHz		-10 100 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock				•		•		•	•	
t _{KC}	Clock Cycle Time	6.0		6.7		7.5		8.5		ns
t _{KF}	Clock Frequency									
t _{KH}	Clock HIGH Time	2.4		2.6		2.8		3.4		ns
t _{KL}	Clock LOW Time	2.4		2.6		2.8		3.4		ns
Output Time	es	•	•		•		•			,
t _{KQ}	Clock to Output Valid		3.5		3.8		4.0		4.0	ns
t _{KM}	Clock to MATCH Valid									
t _{KQX}	Clock to Output Invalid	1.5		1.5		1.5		1.5		ns
t _{KMX}	Clock to MATCH Invalid									
t _{KQLZ}	Clock to Output in Low-Z ^[17, 28, 29]	0		0		0		0		ns
t _{KQHZ}	Clock to Output in High-Z ^[17, 28, 29]	1.5	6.0	1.5	6.7	1.5	7.5	1.5	8.5	ns
t _{OEQ}	OE to Output Valid ^[30]		3.5		3.5		3.8		3.8	ns
t _{MOEM}	MOE to MATCH Valid ^[30]									
t _{OELZ}	OE to Output in Low-Z ^[17, 28, 29]	0		0		0		0		ns
t _{MOELZ}	MOE to MATCH in Low-Z ^[17, 28, 29]									
t _{OEHZ}	OE to Output in High-Z ^[17, 28, 29]		3.5		3.5		3.8		3.8	ns
t _{MOEHZ}	MOE to MATCH in High-Z ^[17, 28, 29]									
Set-up Time	es	•	•		•	•	•		•	
t _S	Address, Controls, and Data In[31]	1.5		1.5		1.5		2.0		ns
Hold Times		•	•		•	•	•			
t _H	Address, Controls, and Data In[31]	0.5		0.5		0.5		0.5		ns

- 27. Test conditions as specified with the output loading as shown in part (a) of AC Test Loads unless otherwise noted. 28. Output loading is specified with $C_L = 5$ pF as in AC Test Loads.

- 29. At any given temperature and voltage condition, t_{KQHZ} is less than t_{KQLZ} , t_{OEHZ} is less than t_{OELZ} and t_{MOEHZ} is less than t_{MOELZ} .

 30. \overline{OE} is a "Don't Care" after a write cycle begins To prevent bus contention, \overline{OE} should be negated prior before the start of write cycle.

 31. This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for "don't care" as defined in the truth table.




Typical Output Buffer Characteristics

Output High Voltage	Pull-Up	Current	Output Low Voltage	Pull-Down Current	
V _{OH} (V)	I _{OH} (mA) Min.	I _{OH} (mA) Max.	V _{OL} (V) I _{OL} (mA) Min.		I _{OL} (mA) Max.
-0.5	-38	-105	-0.5	0	0
0	-38	-105	0	0	0
0.8	-38	-105	0.4	10	20
1.25	-26	-83	0.8	20	40
1.5	-20	-70	1.25	31	63
2.3	0	-30	1.6	40	80
2.7	0	-10	2.8	40	80
2.9	0	0	3.2	40	80
3.4	0	0	3.4	40	80



Switching Waveforms


Read Timing with Burst Feature^[32, 33]



- Notes: 32. $\overline{\text{CE}}$ active in this timing diagram means that all Chip Enables $\overline{\text{CE}}$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_2$ are active. 33. In this timing diagram, it is assumed that $\overline{\text{DEN}}$ is tied to LOW (V_{SS}).




Write Timing with Burst Feature^[32, 33]






Read/Write Timing with Burst Feature [32, 33]






Read/Write Timing without Burst Feature [32, 34, 35]



 ^{34.} In this timing diagram, it is assumed that burst feature is not used and therefore ADSP is tied to HIGH (V_{CC}) and ADSC is tied to LOW (V_{SS}). The logic state of ADV is a "Don't Care".
 35. In this timing diagram, it is assumed that WE = [BWE + WEL*WEH]*GW.



Compare/Fill Write Timing [32, 34, 35]






Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
166	CY7C1359A-166AC/ GVT71256T18T-6	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Commercial
150	CY7C1359A-150AC/ GVT71256T18T-6.7	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
133	CY7C1359A-133AC/ GVT71256T18T-7.5	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
100	CY7C1359A-100AC/ GVT71256T18T-10	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	

Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



31-03030-A



CY7C1359A/GVT71256T18

Document Title: CY7C1359A/GVT71256T18 256K x 18 Synchronous-Pipelined Cache Tag RAM Document Number: 38-05120							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	108311	09/25/01	BRI	New Cypress spec—converted from Galvantech format			