

CMOS 4-bit 1 Chip Microcomputer

Description

CXP5014/CXP5016 is a CMOS 4-bit microcomputer which consists of 4-bit CPU, ROM, RAM, I/O port, 8-bit timer, 8-bit timer/counter, 18-bit time base timer, 8-bit serial I/O, vector interruption, power on reset function, fluorescent display tube controller/driver, D/A conversion PWM output port. They are integrated into a single chip with the standby function, etc. which are to be operated at a low power consumption.

Features


- Instruction cycle 3.8 μ s / 4.19MHz
1.9 μ s / 4.19MHz
(High speed version)
- ROM capacity 6,144 \times 8 bits (CXP5016)
4,096 \times 8 bits (CXP5014)
- RAM capacity 288 \times 4 bits
- 32 general purpose I/O ports
- Fluorescent display tube controller/driver
(Able to display maximum 144 segments)
 - 1 to 16 digits dynamic scan display
 - Page mode/variable mode
 - Dimmer function
 - High tension proof output (40V)
 - Selection possible for incorporating pull-down resistance (mask option)
- 14-bit PWM output for D/A conversion
- Remote control receiving circuit
- 2 external interruption input pins
(Except for QFP)
- 8-bit/4-bit variable serial I/O
- 8-bit timer, 8-bit timer/event counter and 18-bit time base timer, independently controlled
- Arithmetic and logical operations possible between the entire RAM area, I/O area and the accumulator by means of memory mapped I/O
- Reference to the entire ROM area is possible with the table look-up instruction
- 2 kinds of power down modes of sleep and stop
- Power on reset circuit (mask option)
- Provided with 64 pin plastic SDIP/QFP
- Provided with 64 pin piggyback SDIP/QFP (CXP5010)

Structure


Silicon gate CMOS IC

Package Outline

Unit : mm




Block Diagram



Pin Configuration Diagram (Top View)

- Note 1)** Do not make any connections to NC pin
2) INT2 pin 58 SDIP can not be used with pin 64 QFP



Absolute Maximum Ratings $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$, $V_{ss} = 0\text{V}$

Item	Symbol	Rating	Unit	Remarks
Power supply voltage	V_{DD}	-0.3 to +7.0	V	
Input voltage	V_{IN}	-0.3 to +7.0* ¹	V	
Output voltage	V_{OUT}	-0.3 to +7.0* ¹	V	
Display output voltage	V_{DD}	$V_{DD} - 40$ to $V_{DD} + 0.3$	V	As P channel transistor is open drain, V_{DD} voltage is determined as standard.
High level output current	I_{OH}	-10	mA	Other than display output pins* ² : per pin
	I_{ODH1}	-15	mA	Display output S0 to S7 : per pin
	I_{ODH2}	-30	mA	Display output T0 to T7, T8/S15 to T15/S8 : per pin
High level total output current	ΣI_{OH}	-40	mA	Total of other than display output pins
	ΣI_{ODH}	-60	mA	Total of display output pins
Low level output current	I_{OL}	17	mA	Port 1 pin
Low level total output current	ΣI_{OL}	50	mA	Entire pin total
Operating temperature	T_{opr}	-20 to +75	°C	
Storage temperature	T_{stg}	-55 to +150	°C	
Allowable power dissipation	P_D	1000	mW	SDIP
		600	mW	QFP

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operation conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

*1) V_{IN} and V_{OUT} should not exceed $V_{DD} + 0.3\text{V}$.

*2) Specifies the output current of the general purpose I/O port PA to PF, PX0 to PX2, PY0 and PY1.

Recommended Operating Condition $V_{ss} = 0\text{V}$

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V_{DD}	4.5	5.5	V	Guaranteed range during operation
		3.5	5.5	V	Guaranteed data hold operation range during STOP
High level input voltage	V_{IH}	$0.7V_{DD}$	V_{DD}	V	
	V_{IHS}	$0.8V_{DD}$	V_{DD}	V	Hysteresis input* ¹
	V_{IHEX}	$V_{DD} - 0.4$	$V_{DD} + 0.3$	V	EXTAL pin* ²
Low level input voltage	V_{IL}	0	$0.3V_{DD}$	V	
	V_{ILS}	0	$0.2V_{DD}$	V	Hysteresis input* ¹
	V_{ILEX}	-0.3	0.4	V	EXTAL pin* ²
Operating temperature	T_{opr}	-20	+75	°C	

*1) They are the respective pins of INT1, INT2, PX0, PX3, PY2, PY3 and RST.

*2) Specified only during external clock input.

Electrical Characteristics
DC characteristics

Ta = -20°C to +75°C, Vss = 0V

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	VOH	PA to PF PX0 to PX2 PY0, PY1 RST (Vol only)	VDD = 4.5V, IOH = -0.5mA	4.0			V
			VDD = 4.5V, IOH = -1.2mA	3.5			V
Low level output voltage	VOL	VOL	VDD = 4.5V, IOL = 1.8mA			0.4	V
			VDD = 4.5V, IOL = 3.6mA			0.6	V
Input current	I _{IH}	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	μA
	I _{ILE}		VDD = 5.5V	-0.5		-40	μA
	I _{ILR}	RST **2	VL = 0.4V	-1.5		-400	μA
High impedance I/O leakage current	I _{IZ}	PA to PF, PX0 to PX3, PY2, PY3, INT1, INT2, RST **2	VDD = 5.5V VI = 0, 5.5V			±10	μA
Display output current	IOH	S0 to S7	VDD = 4.5V VOH = VDD - 2.5V	-7			mA
		S8/T15 to S15/ T8, T0 to T7		-15			mA
Open drain output leakage current (P-CH Tr OFF in state)	I _{OL}	S0 to S7, S8/T15 to S15/T8, T0 to T7	VDD = 5.5V VOL = VDD - 35V			-20	μA
Pull-down resistance**1	RL	S0 to S7, S8/T15 to S15/T8, T0 to T7	VDD = 5V V _{FDP} = VDD - 35V	60		270	kΩ
Supply current	I _{DD}	VDD	Crystal oscillation (C1 = C2 = 22pF) of VDD = 5.5V, 4.19MHz entire output pins open		5 (7)**3	15 (20)**3	mA
	I _{DDSP}		SLEEP mode		3 (5)**3	9 (12)**3	mA
	I _{DSS}		STOP mode			10	μA
Input capacity	C _{IN}	Other than S0 to S7, S8/T15 to S15/T8, T0 to T7, Vss, VDD pins	Clock 1MHz 0V other than the measured pins		10	20	pF

*1) In case the incorporated pull-down resistance has been selected with mask option.

*2) RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when nonresistance is selected.

*3) Specifies the power supply current of the high speed version.

AC Characteristics

(1) Clock timing

 $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{DD} = 4.5\text{V}$ to 5.5V , $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
System clock frequency	f_c	XTAL EXTAL	Fig. 1, Fig. 2	1	5	MHz
System clock input pulse width	t_{XL} t_{XH}	EXTAL	Fig. 1, Fig. 2 (External clock drive)	90		ns
System clock input rising and falling times	t_{CR} t_{CF}				200	ns
Event count clock input pulse width	t_{EL} t_{EH}	EC	Fig. 3	$t_{SYS}^{*1} + 0.05$		μs
Event count clock input rising and falling times	t_{ER} t_{EF}	EC	Fig. 3		20	ms

*1) t_{SYS} in the standard version is $t_{SYS} = 16/f_c$ t_{SYS} in the high speed version is $t_{SYS} = 8/f_c$

Note) When adjusting the frequency accurately, there may be cases in which they may differ from Fig. 2.




Fig. 1 Clock timing




Fig. 2 Clock applying condition




Fig. 3 Event count clock timing

(2) Serial transfer

 $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, $V_{DD} = 4.5\text{V} \text{ to } 5.5\text{V}$, $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Serial transfer clock (\overline{SC}) cycle time	t _{KCY}	\overline{SC}	Input mode	t _{sys} /4 + 1.42		μs
			Output mode	t _{sys}		μs
Serial transfer clock (\overline{SC}) high and low level widths	t _{KH} t _{KL}	\overline{SC}	Input mode	t _{sys} /8 + 0.7		μs
			Output mode	t _{sys} /2 - 0.1		μs
Serial data input setup time (against $\overline{SC} \uparrow$)	t _{SIK}	SI	\overline{SC} input mode	0.1		μs
			\overline{SC} output mode	0.2		μs
Serial data input hold time (against $\overline{SC} \uparrow$)	t _{KSI}	SI	\overline{SC} input mode	t _{sys} /8 + 0.5		μs
			\overline{SC} output mode	0.1		μs
Data delay time from \overline{SC} falling	t _{KSOA}	SOA			t _{sys} /8 + 0.5	μs
	t _{KSOB}	SOB			t _{sys} /8 + 0.5	μs

Note 1) t_{sys} in the standard version is t_{sys} = 16/f_ct_{sys} in the high speed version is t_{sys} = 8/f_c

2) The Load of data output delay is 50pF + 1TTL




Fig. 4 Serial transfer timing

(3) Others

 $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, $V_{DD} = 4.5\text{V} \text{ to } 5.5\text{V}$, $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	t_{11H}, t_{11L}	INT1	During edge detection mode	$t_{sys} + 0.05$		μs
	t_{12H}, t_{12L}	INT2*		$t_{sys} + 0.05$		μs
Reset input low level width	t_{RSL}	\overline{RST}		$2t_{sys}$		μs
Wake-up input high level width	t_{WPH}	WP	STOP mode	500		ns
			SLEEP mode	$t_{sys} + 0.05$		μs

Note) t_{sys} in the standard version is $t_{sys} = 16/\text{fc}$ t_{sys} in the high speed version is $f_{sys} = 8/\text{fc}$

*1) Specified only SDIP type.




Fig. 5 Interruption input timing




Fig. 6 Reset input timing




Fig. 7 Wake-up input timing

Power on reset * $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, $V_{ss} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	t_R	V_{DD}	Power on reset	0.05	50	ms
Power supply cut-off time	t_{OFF}		Repetitive power on reset	1		ms

* Specifies only when power on reset function is selected.




Fig. 8 Power on reset

Notes on Application

See Fig. 9. Additive capacity calculation chart, when using the crystal oscillator and select the appropriate capacity.




Fig. 9 Crystal oscillation circuit additive capacity calculation chart

Note) The above chart shows a range in which the average quartz resonator has a relatively fast oscillation rising edge and stable characteristics. The capacity should be selected to correspond to the appropriate constant for each quartz resonator, should the frequency of the quartz resonator be accurately adjusted.

Fig. 10 shows recommended circuits and oscillators.


Use the trimmer capacitor to C1, in the case of accurate adjustment of the oscillation frequency.

1. Main clock

4.19MHz

Ceramic resonator

Manufacturer	Model	Frequency range(MHz)	C1(pF)	C2(pF)	Rd(Ω)
MURATA MFG CO., LTD.	CSA4.19MG040	4.19	100	100	—
	CSA4.19MGW040		built in	built in	—



Crystal oscillator

Manufacturer	Model	Frequency range(MHz)	C1(pF)	C2(pF)	Rd(Ω)
CITIZEN WATCH CO., LTD.	CSA309	4.19	10 (20 trimmer)	10	—
	AT-51		15 (20 trimmer)	15	6.8k
	HC-49/U-S		22 (20 trimmer)	22	3.3k

Fig. 10 Recommended oscillation circuit