

## CMOS 8-bit Single Chip Microcomputer

### Description


The CXP87352/87360 is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, VISS/VASS circuit, 32kHz timer/event counter, remote control receiving circuit, general purpose prescaler, HSYNC counter, VCR vertical sync separation circuit and the measurement circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also the CXP87352/87360 provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.


### Features

- A wide instruction set (213 instructions) which cover various types of data
  - 16-bit operation/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle
  - 250ns at 16MHz operation
  - 333ns at 12MHz operation
  - 122μs at 32kHz operation
- Incorporated ROM capacity
  - 52K bytes (CXP87352), 60K bytes (CXP87360)
- Incorporated RAM capacity
  - 2048 bytes
- Peripheral functions
  - A/D converter
    - 8-bit, 12-channel, successive approximation system (Conversion time 20.0μs/16MHz)
  - Serial Interface
    - Incorporated buffer RAM (1 to 32 bytes auto transfer) 1-channel
    - Incorporated 8-bit and 8-stage FIFO for data (1 to 8 bytes auto transfer) 1-channel
  - Timer
    - 8-bit timer, 8-bit timer/counter, 19-bit time base timer, 32kHz timer/counter
  - High precision timing pattern generator
    - PPG 19-pin 32-stage programmable
    - RTG 5-pin 2-channel
  - PWM/DA gate output
    - PWM 12-bit, 2-channel (Repetitive frequency 62kHz/16MHz)
    - DA gate pulse output 13-bit, 4-channel
  - Servo input control
    - Capstan FG, Drum FG/PG, CTL input
  - VSYNC separator
  - FRC capture unit
  - PWM output
    - Incorporated 26-bit and 8-stage FIFO
  - VISS/VASS circuit
    - 14-bit, 1-channel
  - Remote control receiving circuit
    - Pulse duty auto detection circuit
  - General purpose prescaler
    - 8-bit pulse measurement counter with on-chip, 6-stage FIFO
  - HSYNC counter
    - 7-bit (SYNC1 input frequency divided, FRC capture possible)
    - 12-bit event counter (Counts SYNC1 input.)
- Interruption
  - 22 factors, 15 vectors, multi-interruption possible
- Standby mode
  - SLEEP/STOP
- Package
  - 100-pin plastic QFP/LQFP
- Piggyback/evaluation chip
  - CXP87300 100-pin ceramic QFP/LQFP

100 pin QFP (Plastic)



100 pin LQFP (Plastic)




### Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


Block Diagram



## Pin Configuration 1 (Top View) 100-pin QFP package



# Pin Configuration 2 (Top View) 100-pin LQFP package



**Note** 1. NC (Pin 88) is always connected to VDD.

2. Vss (Pins 39 and 86) are both connected to GND.

## Pin Description

| Symbol                                                            | I/O                            | Description                                                                                                                                                    |                                                                                    |                                                                                                                                                                                   |                                                   |
|-------------------------------------------------------------------|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|
| PA0/PPO0<br>to<br>PA7/PPO7                                        | Output/<br>Real time<br>output | (Port A)<br>8-bit output port. Data is<br>gated with PPO contents by<br>OR-gate and they are output.<br>(8 pins)                                               |                                                                                    | Programmable pattern generator (PPG)<br>output.<br>Functions as high precision real time<br>pulse output port.<br>(19 pins)<br>PB0 and PB2 can be 3-state controlled<br>with PPG. |                                                   |
| PB0/PPO8<br>to<br>PB7/PPO15                                       | Output/<br>Real time<br>output | (Port B)<br>8-bit output port. Data is<br>gated with PPO contents by<br>OR-gate and they are output.<br>(8 pins)                                               |                                                                                    |                                                                                                                                                                                   |                                                   |
| PC0/PPO16<br>to<br>PC2/PPO18                                      | I/O/<br>Real time<br>output    | (Port C)<br>8-bit I/O port, enables to<br>specify I/O by bit unit.<br>Data is gated with PPO or<br>RTO contents by OR-gate<br>and they are output.<br>(8 pins) |                                                                                    |                                                                                                                                                                                   |                                                   |
| PC3/RTO3<br>to<br>PC7/RTO7                                        | I/O/<br>Real time<br>output    |                                                                                                                                                                |                                                                                    | Real time pulse generator (RTG) output.<br>Functions as high precision real time<br>pulse output port. (5 pins)                                                                   |                                                   |
| PD0 to PD7                                                        | I/O                            | (Port D)<br>8-bit I/O port. Enable to specify I/O by 4-bit unit.<br>Enables to drive 12mA sink current.<br>(8 pins)                                            |                                                                                    |                                                                                                                                                                                   |                                                   |
| PE0/ $\overline{\text{INT0}}$ /<br>CKOUT                          | Input/Input/Output             | (Port E)<br>8-bit port.<br>Lower 2 bits<br>are input pins<br>and upper 6<br>bits are output<br>pins.<br>(8 pins)                                               | Input pin to request external interruption.<br>Active when falling edge.           |                                                                                                                                                                                   |                                                   |
|                                                                   |                                |                                                                                                                                                                | PC3 can be 3-state controlled with RTG.<br>System clock frequency division output. |                                                                                                                                                                                   |                                                   |
| PE1/ $\overline{\text{EC}}$ / $\overline{\text{INT2}}$ /<br>HCOUT | Input/Input/Input/<br>Output   |                                                                                                                                                                | External event<br>input pin for<br>timer/counter.                                  | Input pin to request<br>external interruption.<br>Active when falling edge.                                                                                                       | Coincidence<br>signal output of<br>HSYNC counter. |
| PE2/PWM0                                                          | Output/Output                  |                                                                                                                                                                | PWM output pins.<br>(2 pins)                                                       |                                                                                                                                                                                   |                                                   |
| PE3/PWM1                                                          | Output/Output                  |                                                                                                                                                                |                                                                                    |                                                                                                                                                                                   |                                                   |
| PE4/DAA0                                                          | Output/Output                  |                                                                                                                                                                | DA gate pulse output pins.<br>(4 pins)                                             |                                                                                                                                                                                   |                                                   |
| PE5/DAA1                                                          | Output/Output                  |                                                                                                                                                                |                                                                                    |                                                                                                                                                                                   |                                                   |
| PE6/DAB0                                                          | Output/Output                  |                                                                                                                                                                |                                                                                    |                                                                                                                                                                                   |                                                   |
| PE7/DAB1                                                          | Output/Output                  |                                                                                                                                                                |                                                                                    |                                                                                                                                                                                   |                                                   |
| AN0 to AN3                                                        | Input                          | Analog input pins to A/D converter. (12 pins)                                                                                                                  |                                                                                    |                                                                                                                                                                                   |                                                   |
| PF0/AN4<br>to<br>PF3/AN7                                          | Input/Input                    | (Port F)<br>Lower 4 bits are input port and upper 4 bits are output port.<br>Lower 4 bits also serve as standby release input pin.<br>(8 pins)                 |                                                                                    |                                                                                                                                                                                   |                                                   |
| PF4/AN8<br>to<br>PF7/AN11                                         | Output/Input                   |                                                                                                                                                                |                                                                                    |                                                                                                                                                                                   |                                                   |
| $\overline{\text{SCK0}}$                                          | I/O                            | Serial clock (CH0) I/O pin.                                                                                                                                    |                                                                                    |                                                                                                                                                                                   |                                                   |
| SO0                                                               | Ouput                          | Serial data (CH0) output pin.                                                                                                                                  |                                                                                    |                                                                                                                                                                                   |                                                   |
| SI0                                                               | Input                          | Serial data (CH0) input pin.                                                                                                                                   |                                                                                    |                                                                                                                                                                                   |                                                   |
| $\overline{\text{CS0}}$                                           | Input                          | Serial chip select (CH0) input pin.                                                                                                                            |                                                                                    |                                                                                                                                                                                   |                                                   |

| Symbol                                 | I/O                          | Description                                                                                                                                                                 |                                                                                                     |
|----------------------------------------|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| PG0/CFG                                | Input/Input                  | (Port G)<br>8-bit input port.<br>(8 pins)                                                                                                                                   | Capstan FG input pin.                                                                               |
| PG1/DFG                                | Input/Input                  |                                                                                                                                                                             | Drum FG input pin.                                                                                  |
| PG2/DPG                                | Input/Input                  |                                                                                                                                                                             | Drum PG input pin.                                                                                  |
| PG3/ $\overline{\text{PBCTL}}$         | Input/Input                  |                                                                                                                                                                             | Playback CTL pulse input pin.<br>External event input pin of timer/counter.                         |
| PG4/SYNC0                              | Input/Input                  |                                                                                                                                                                             | Composite sync signal input pin.                                                                    |
| PG5/SYNC1                              | Input/Input                  |                                                                                                                                                                             |                                                                                                     |
| PG6/EXI0                               | Input/Input                  |                                                                                                                                                                             | External input pin to FRC capture unit.                                                             |
| PG7/EXI1                               | Input/Input                  |                                                                                                                                                                             |                                                                                                     |
| PH0 to PH7                             | Output                       | (Port H)<br>8-bit output port ; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output.<br>(8 pins)                                                 |                                                                                                     |
| PI1/RMC                                | I/O/Input                    | (Port I)<br>7-bit I/O port.<br>I/O port can be specified by bit unit.<br>(7 pins)                                                                                           | Remote control receiving circuit input pin.                                                         |
| PI2/ $\overline{\text{PWM}}$           | I/O/Output                   |                                                                                                                                                                             | 14-bit PWM output pin.                                                                              |
| PI3/TO/<br>DDO/ADJ                     | I/O/Output/<br>Output/Output |                                                                                                                                                                             | Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.                         |
| PI4/ $\overline{\text{INT1}}$ /<br>NMI | I/O/Input/Input              |                                                                                                                                                                             | Input pin to request external interruption and non-maskable interruption. Active when falling edge. |
| PI5/ $\overline{\text{SCK1}}$          | I/O/I/O                      |                                                                                                                                                                             | Serial clock (CH1) I/O pin.                                                                         |
| PI6/SO1                                | I/O/Output                   |                                                                                                                                                                             | Serial data (CH1) output pin.                                                                       |
| PI7/SI1                                | I/O/Input                    |                                                                                                                                                                             | Serial data (CH1) input pin.                                                                        |
| PJ0 to PJ7                             | I/O                          | (Port J)<br>8-bit I/O port. Function as standby release input can be specified by bit unit. I/O can be specified by bit unit.                                               |                                                                                                     |
| EXTAL                                  | Input                        | Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin. |                                                                                                     |
| XTAL                                   | Output                       |                                                                                                                                                                             |                                                                                                     |
| TEX                                    | Input                        | Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)         |                                                                                                     |
| TX                                     | Output                       |                                                                                                                                                                             |                                                                                                     |
| $\overline{\text{RST}}$                | Input                        | System reset pin of active "L" level.                                                                                                                                       |                                                                                                     |
| MP                                     | Input                        | Microprocessor mode input pin. Always connect to GND.                                                                                                                       |                                                                                                     |
| AV <sub>DD</sub>                       |                              | Positive power supply pin of A/D converter.                                                                                                                                 |                                                                                                     |
| AV <sub>REF</sub>                      | Input                        | Reference voltage input pin of A/D converter.                                                                                                                               |                                                                                                     |
| AV <sub>SS</sub>                       |                              | GND pin of A/D converter.                                                                                                                                                   |                                                                                                     |
| V <sub>DD</sub>                        |                              | Positive power supply pin.                                                                                                                                                  |                                                                                                     |
| V <sub>SS</sub>                        |                              | GND pin. Connect both V <sub>SS</sub> pins to GND.                                                                                                                          |                                                                                                     |

Input/Output Circuit Formats for Pins

| Pin                                                                                                                                       | Circuit format                                                                     | When reset |
|-------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|------------|
| <div>Port A</div> <div>Port B</div> <div>PA0 /PPO0<br/>to<br/>PA7/PPO7</div> <div>PB4/PPO12<br/>to<br/>PB7/PPO15</div> <div>12 pins</div> | <p>Output becomes active from high impedance by data writing to port register.</p> | Hi-Z       |
| <div>PB0 /PPO8<br/>PB2/PPO10</div> <div>2 pins</div>                                                                                      | <p>Output becomes active from high impedance by data writing to port register.</p> | Hi-Z       |
| <div>PB1/PPO9<br/>PB3/PPO11</div> <div>2 pins</div>                                                                                       | <p>Output becomes active from high impedance by data writing to port register.</p> | Hi-Z       |






| Pin                                                                                                 | Circuit format                                                                                                                                                                                                                 | When reset |
|-----------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| <div>PC0/PPO16<br/>to<br/>PC2/PPO18</div> <div>PC5/RTO5<br/>to<br/>PC7/RTO7</div> <div>6 pins</div> | <div>Port C</div> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>Data bus</p> <p>RD (Port C direction)</p> <p>Input protection circuit</p> <p>IP</p> <p>(Every bit)</p> | Hi-Z       |
| <div>PC3/RTO3</div> <div>1 pin</div>                                                                | <p>RTO3</p> <p>PC3 data</p> <p>PC3 direction</p> <p>Data bus</p> <p>RD</p> <p>Data bus</p> <p>RD</p> <p>RTO4</p> <p>RTG interruption control register bit 7 3-state control selection</p>                                      | Hi-Z       |
| <div>PC4/RTO4</div> <div>1 pin</div>                                                                | <p>RTO4</p> <p>PC4 data</p> <p>PC4 direction</p> <p>Data bus</p> <p>RD</p> <p>Data bus</p> <p>RD</p> <p>RTO data is OR-gate data of ch0 and ch1.</p>                                                                           | Hi-Z       |

– 9 –

| Pin                                                                                               | Circuit format                | When reset |
|---------------------------------------------------------------------------------------------------|-------------------------------|------------|
| <div>PE2/PWM0</div> <div>PE3/PWM1</div> <div>PE4/DAA0</div> <div>PE5/DAA1</div> <div>4 pins</div> | <div>Port E</div> <div></div> | Hi-Z       |
| <div>PE6/DAB0</div> <div>PE7/DAB1</div> <div>2 pins</div>                                         | <div>Port E</div> <div></div> | H level    |
| <div>AN0</div> <div>to</div> <div>AN3</div> <div>4 pins</div>                                     | <div></div>                   | Hi-Z       |
| <div>PF0/AN4</div> <div>to</div> <div>PF3/AN7</div> <div>4 pins</div>                             | <div>Port F</div> <div></div> | Hi-Z       |

| Pin                                                                                                        | Circuit format                                                                                                                                   | When reset |
|------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| PF4/AN8<br>to<br>PF7/AN11<br><br>4 pins                                                                    | <div>Port F</div>                                                                                                                                | Hi-Z       |
| PG0/CFG<br>PG1/DFG<br>PG2/DPG<br>PG3/PBCTL<br>PG4/SYNC0<br>PG5/SYNC1<br>PG6/EXI0<br>PG7/EXI1<br><br>8 pins | <div>Port G</div> <p>Note) For PG4/SYNC0, PG5/SYNC1, CMOS schmitt input and TTL schmitt input can be selected with the mask option.</p>          | Hi-Z       |
| PH0<br>to<br>PH7<br><br>8 pins                                                                             | <div>Port H</div>                                                                                                                                | Hi-Z       |
| PI2/PWM<br>PI3/TO/<br>DDO/ADJ<br><br>2 pins                                                                | <div>Port I</div> <p>Port I function select</p> <p>PI2: From 14-bit PWM<br/>PI3: From timer/counter, CTL duty detection circuit, 32kHz timer</p> | Hi-Z       |

| Pin                                              | Circuit format                                                                                                                                                                                                                                                          | When reset |
|--------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| PI1/RMC<br>PI4/INT1/NMI<br>PI7/SI1<br><br>3 pins | <p>Port I</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>Schmitt input</p> <p>IP</p> <p>PI1: To remote control circuit<br/>PI4: To interruption circuit<br/>PI7: To serial CH1</p>                                                | Hi-Z       |
| PI5/SCK1<br>PI6/SO1<br><br>2 pins                | <p>Port I</p> <p>Port I function select</p> <p>From serial CH1</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>MPX</p> <p>MPX</p> <p>Note)<br/>(PI5 is schmitt input<br/>PI6 is inverter input)</p> <p>To serial CH1</p> <p>IP</p> | Hi-Z       |
| PJ0<br>to<br>PJ7<br><br>8 pins                   | <p>Port J</p> <p>Port J data</p> <p>Port J direction</p> <p>Data bus</p> <p>RD (Port J)</p> <p>Edge detection</p> <p>Standby release</p> <p>Data bus</p> <p>RD</p> <p>IP</p>                                                                                            | Hi-Z       |
| $\overline{\text{CS0}}$<br>SI0<br><br>2 pins     | <p>Schmitt input</p> <p>IP</p> <p>To SIO</p>                                                                                                                                                                                                                            | Hi-Z       |
| SO0<br><br>1 pin                                 | <p>SO0 from SIO</p> <p>SO0 output enable</p>                                                                                                                                                                                                                            | Hi-Z       |

| Pin                                   | Circuit format                                                                                                                                                                                                                                                                                                                                                                                                     | When reset  |
|---------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| $\overline{\text{SCK0}}$<br><br>1 pin |  <p>Internal serial clock from SIO</p> <p>SCK0 output enable</p> <p>External serial clock to SIO</p> <p>Schmitt input</p> <p>IP</p>                                                                                                                                                                                              | Hi-Z        |
| EXTAL<br>XTAL<br><br>2 pins           |  <p>EXTAL</p> <p>XTAL</p> <p>IP</p> <ul style="list-style-type: none"> <li>• Shows the circuit composition during oscillation.</li> <li>• Feedback resistor is removed during stop.</li> </ul>                                                                                                                                    | Oscillation |
| TEX<br>TX<br><br>2 pins               |  <p>TEX</p> <p>TX</p> <p>IP</p> <p>32kHz timer counter</p> <ul style="list-style-type: none"> <li>• Shows the circuit composition during oscillation.</li> <li>• Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level.</li> </ul> | Oscillation |
| $\overline{\text{RST}}$<br><br>1 pin  |  <p>Mask option</p> <p>Pull-up resistor</p> <p>Schmitt input</p> <p>OP</p> <p>IP</p>                                                                                                                                                                                                                                           | L level     |
| MP<br><br>1 pin                       |  <p>IP</p> <p>CPU mode</p>                                                                                                                                                                                                                                                                                                     | Hi-Z        |

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0V)

| Item                            | Symbol            | Rating                                 | Unit | Remarks                                        |
|---------------------------------|-------------------|----------------------------------------|------|------------------------------------------------|
| Supply voltage                  | V <sub>DD</sub>   | −0.3 to +7.0                           | V    |                                                |
|                                 | AV <sub>DD</sub>  | AV <sub>SS</sub> to +7.0* <sup>1</sup> | V    |                                                |
|                                 | AV <sub>SS</sub>  | −0.3 to +0.3                           | V    |                                                |
| Input voltage                   | V <sub>IN</sub>   | −0.3 to +7.0* <sup>2</sup>             | V    |                                                |
| Output voltage                  | V <sub>OUT</sub>  | −0.3 to +7.0* <sup>2</sup>             | V    |                                                |
| Medium withstand output voltage | V <sub>OUTP</sub> | −0.3 to +15.0                          | V    | PH pin                                         |
| High level output current       | I <sub>OH</sub>   | −5                                     | mA   |                                                |
| High level total output current | ΣI <sub>OH</sub>  | −50                                    | mA   | Total of output pins                           |
| Low level output current        | I <sub>OL</sub>   | 15                                     | mA   | Other than large current output pins: per pin  |
|                                 | I <sub>OLC</sub>  | 20                                     | mA   | Large current port pin* <sup>3</sup> : per pin |
| Low level total output current  | ΣI <sub>OL</sub>  | 130                                    | mA   | Total of output pins                           |
| Operating temperature           | T <sub>opr</sub>  | −20 to +75                             | °C   |                                                |
| Storage temperature             | T <sub>stg</sub>  | −55 to +150                            | °C   |                                                |
| Allowable power dissipation     | P <sub>D</sub>    | 600                                    | mW   | QFP package type                               |
|                                 |                   | 380                                    |      | LQFP package type                              |

\*<sup>1</sup> AV<sub>DD</sub> and V<sub>DD</sub> should be set to a same voltage.

\*<sup>2</sup> V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub> + 0.3V.

\*<sup>3</sup> The large current operation transistors are the N-CH transistors of the PD and PH ports.

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(V<sub>SS</sub> = 0V)

| Item                     | Symbol            | Min.                  | Max.                  | Unit | Remarks                                                                |
|--------------------------|-------------------|-----------------------|-----------------------|------|------------------------------------------------------------------------|
| Supply voltage           | V <sub>DD</sub>   | 3.0                   | 5.5                   | V    | Guaranteed range during high speed mode (1/2 dividing clock) operation |
|                          |                   | 2.7                   | 5.5                   | V    | Guaranteed range during low speed mode (1/16 dividing clock) operation |
|                          |                   | 2.7                   | 5.5                   | V    | Guaranteed operation range by TEX clock                                |
|                          |                   | 2.0                   | 5.5                   | V    | Guaranteed data hold operation range during STOP                       |
| Analog power supply      | AV <sub>DD</sub>  | 3.0                   | 5.5                   | V    | *1                                                                     |
| High level input voltage | V <sub>IH</sub>   | 0.7V <sub>DD</sub>    | V <sub>DD</sub>       | V    | *2                                                                     |
|                          | V <sub>IHS</sub>  | 0.8V <sub>DD</sub>    | V <sub>DD</sub>       | V    | CMOS schmitt input*3 and PE0/ $\overline{\text{INT0}}$ pin             |
|                          |                   |                       | 5.5                   | V    | CMOS schmitt input*7                                                   |
|                          | V <sub>IHTS</sub> | 2.2                   | 5.5                   | V    | TTL schmitt input*4                                                    |
|                          | V <sub>IHEX</sub> | V <sub>DD</sub> - 0.4 | V <sub>DD</sub> + 0.3 | V    | EXTAL pin*5, *8 and TEX pin*6, *8                                      |
|                          |                   | V <sub>DD</sub> - 0.2 | V <sub>DD</sub> + 0.2 | V    | EXTAL pin*5, *9 and TEX pin*6, *9                                      |
| Low level input voltage  | V <sub>IL</sub>   | 0                     | 0.3V <sub>DD</sub>    | V    | *2, *8                                                                 |
|                          | V <sub>IL</sub>   | 0                     | 0.2V <sub>DD</sub>    | V    | *2, *9                                                                 |
|                          | V <sub>ILS</sub>  | 0                     | 0.2V <sub>DD</sub>    | V    | CMOS schmitt input*3 and PE0/ $\overline{\text{INT0}}$ pin             |
|                          | V <sub>ILTS</sub> | 0                     | 0.8                   | V    | TTL schmitt input*4                                                    |
|                          | V <sub>ILEX</sub> | -0.3                  | 0.4                   | V    | EXTAL pin*5, *8 and TEX pin*6, *8                                      |
|                          |                   | -0.3                  | 0.2                   | V    | EXTAL pin*5, *9 and TEX pin*6, *9                                      |
| Operating temperature    | Topr              | -20                   | +75                   | °C   |                                                                        |

\*1 AV<sub>DD</sub> and V<sub>DD</sub> should be set to a same voltage.

\*2 Normal input port (each pin of PC, PD, PF0 to PF3, PG, PI and PJ), MP pin.

\*3 Each pin of SCK0,  $\overline{\text{RST}}$ , PE1/ $\overline{\text{EC}}$ / $\overline{\text{INT2}}$ , PI1/RMC, PI4/ $\overline{\text{INT1}}$ / $\overline{\text{NMI}}$ , PI5/SCK1 and PI7/SI1.

\*4 Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)

\*5 It specifies only when the external clock is input.

\*6 It specifies only when the external event count clock is input.

\*7 Each pin of  $\overline{\text{CS0}}$ , SI0, and PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option.)

\*8 In case of 4.5 to 5.5V supply voltage (V<sub>DD</sub>).

\*9 In case of 3.0 to 3.6V supply voltage (V<sub>DD</sub>).

## Electrical Characteristics

DC Characteristics ( $V_{DD} = 4.5$  to  $5.5V$ )( $T_a = -20$  to  $+75^\circ C$ ,  $V_{SS} = 0V$ )

| Item                                                     | Symbol     | Pins                                                                         | Conditions                                       | Min. | Typ. | Max.     | Unit    |
|----------------------------------------------------------|------------|------------------------------------------------------------------------------|--------------------------------------------------|------|------|----------|---------|
| High level output voltage                                | $V_{OH}$   | PA to PD, PE2 to PE7, PF4 to PF7, PH ( $V_{OL}$ only)                        | $V_{DD} = 4.5V$ , $I_{OH} = -0.5mA$              | 4.0  |      |          | V       |
|                                                          |            | PI1 to PI7, PJ, SO0, SCK0                                                    | $V_{DD} = 4.5V$ , $I_{OH} = -1.2mA$              | 3.5  |      |          | V       |
| Low level output voltage                                 | $V_{OL}$   | PD, PH                                                                       | $V_{DD} = 4.5V$ , $I_{OL} = 1.8mA$               |      |      | 0.4      | V       |
|                                                          |            |                                                                              | $V_{DD} = 4.5V$ , $I_{OL} = 3.6mA$               |      |      | 0.6      | V       |
|                                                          |            |                                                                              | $V_{DD} = 4.5V$ , $I_{OL} = 12.0mA$              |      |      | 1.5      | V       |
| Input current                                            | $I_{IHE}$  | EXTAL                                                                        | $V_{DD} = 5.5V$ , $V_{IH} = 5.5V$                | 0.5  |      | 40       | $\mu A$ |
|                                                          | $I_{ILE}$  |                                                                              | $V_{DD} = 5.5V$ , $V_{IL} = 0.4V$                | -0.5 |      | -40      | $\mu A$ |
|                                                          | $I_{IHT}$  | TEX                                                                          | $V_{DD} = 5.5V$ , $V_{IH} = 5.5V$                | 0.1  |      | 10       | $\mu A$ |
|                                                          | $I_{ILT}$  |                                                                              | $V_{DD} = 5.5V$ , $V_{IL} = 0.4V$                | -0.1 |      | -10      | $\mu A$ |
|                                                          | $I_{ILR}$  | $\overline{RST}^{*1}$                                                        |                                                  | -1.5 |      | -400     | $\mu A$ |
| I/O leakage current                                      | $I_{IZ}$   | PA to PG, PI, PJ, MP, AN0 to AN3, CS0, SI0, SO0, SCK0, $\overline{RST}^{*1}$ | $V_{DD} = 5.5V$ , $V_I = 0, 5.5V$                |      |      | $\pm 10$ | $\mu A$ |
| Open drain output leakage current (N-CH Tr OFF in state) | $I_{LOH}$  | PH                                                                           | $V_{DD} = 5.5V$ , $V_{OH} = 12V$                 |      |      | 50       | $\mu A$ |
| Supply current <sup>*2</sup>                             | $I_{DD1}$  | $V_{DD}$                                                                     | 16MHz crystal oscillation ( $C_1 = C_2 = 15pF$ ) |      | 31   | 50       | mA      |
|                                                          |            |                                                                              | $V_{DD} = 5V \pm 0.5V^{*3}$                      |      |      |          |         |
|                                                          | $I_{DDS1}$ |                                                                              | SLEEP mode                                       |      | 2.0  | 8        | mA      |
|                                                          |            |                                                                              | $V_{DD} = 5V \pm 0.5V$                           |      |      |          |         |
|                                                          | $I_{DD2}$  |                                                                              | 32kHz crystal oscillation ( $C_1 = C_2 = 47pF$ ) |      | 46   | 110      | $\mu A$ |
|                                                          |            |                                                                              | $V_{DD} = 3V \pm 0.3V$                           |      |      |          |         |
|                                                          | $I_{DDS2}$ |                                                                              | SLEEP mode                                       |      | 9    | 35       | $\mu A$ |
|                                                          |            |                                                                              | $V_{DD} = 3V \pm 0.3V$                           |      |      |          |         |
|                                                          | $I_{DDS3}$ |                                                                              | STOP mode (EXTAL and TEX pins oscillation stop)  |      |      | 10       | $\mu A$ |
|                                                          |            |                                                                              | $V_{DD} = 5V \pm 0.5V$                           |      |      |          |         |
| Input capacity                                           | $C_{IN}$   | Other than $V_{DD}$ , $V_{SS}$ , $AV_{DD}$ , and $AV_{SS}$                   | Clock 1MHz<br>0V other than the measured pins    |      | 10   | 20       | pF      |

\*1  $\overline{RST}$  pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

\*2 When entire output pins are open.

\*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

DC Characteristics ( $V_{DD} = 3.0$  to  $3.6V$ )( $T_a = -20$  to  $+75^\circ C$ ,  $V_{SS} = 0V$ )

| Item                              | Symbol            | Pins                                                                                   | Conditions                                                         | Min. | Typ. | Max. | Unit |
|-----------------------------------|-------------------|----------------------------------------------------------------------------------------|--------------------------------------------------------------------|------|------|------|------|
| High level output voltage         | V <sub>OH</sub>   | PA to PD, PE2 to PE7, PF4 to PF7, PH (V <sub>OL</sub> only) PI1 to PI7 PJ, SO0, SCK0   | V <sub>DD</sub> = 3.0V, I <sub>OH</sub> = −0.15mA                  | 2.7  |      |      | V    |
|                                   |                   |                                                                                        | V <sub>DD</sub> = 3.0V, I <sub>OH</sub> = 0.5mA                    | 2.3  |      |      | V    |
| Low level output voltage          | V <sub>OL</sub>   | PA to PD, PE2 to PE7, PF4 to PF7, PH (V <sub>OL</sub> only) PI1 to PI7 PJ, SO0, SCK0   | V <sub>DD</sub> = 3.0V, I <sub>OL</sub> = 1.2mA                    |      |      | 0.3  | V    |
|                                   |                   |                                                                                        | V <sub>DD</sub> = 3.0V, I <sub>OL</sub> = 1.6mA                    |      |      | 0.5  | V    |
|                                   |                   | PD, PH                                                                                 | V <sub>DD</sub> = 3.0V, I <sub>OL</sub> = 5mA                      |      |      | 1.0  | V    |
| Input current                     | I <sub>IHE</sub>  | EXTAL                                                                                  | V <sub>DD</sub> = 3.6V, V <sub>IH</sub> = 3.6V                     | 0.3  |      | 20   | μA   |
|                                   | I <sub>ILE</sub>  |                                                                                        | V <sub>DD</sub> = 3.6V, V <sub>IL</sub> = 0.3V                     | −0.3 |      | −20  | μA   |
|                                   | I <sub>IHT</sub>  | TEX                                                                                    | V <sub>DD</sub> = 3.6V, V <sub>IH</sub> = 3.6V                     | 0.1  |      | 10   | μA   |
|                                   | I <sub>ILT</sub>  |                                                                                        | V <sub>DD</sub> = 3.6V, V <sub>IL</sub> = 0.3V                     | −0.1 |      | −10  | μA   |
|                                   | I <sub>ILR</sub>  | RST*1                                                                                  |                                                                    | −0.9 |      | −200 | μA   |
| I/O leakage current               | I <sub>IZ</sub>   | PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1                             | V <sub>DD</sub> = 3.6V, V <sub>I</sub> = 0, 3.6V                   |      |      | ±10  | μA   |
| Open drain output leakage current | I <sub>LOH</sub>  | PH                                                                                     | V <sub>DD</sub> = 3.6V, V <sub>OH</sub> = 12V                      |      |      | 50   | μA   |
| Supply current*2                  | I <sub>DD1</sub>  | V <sub>DD</sub>                                                                        | 12MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF) |      | 15   | 30   | mA   |
|                                   |                   |                                                                                        | V <sub>DD</sub> = 3.3V ± 0.3V*3                                    |      |      |      |      |
|                                   | I <sub>DDS1</sub> |                                                                                        | SLEEP mode                                                         |      | 0.8  | 2.5  | mA   |
|                                   |                   |                                                                                        | V <sub>DD</sub> = 3.3V ± 0.3V                                      |      |      |      |      |
|                                   | I <sub>DDS3</sub> |                                                                                        | STOP mode (EXTAL and TEX pins oscillation stop)                    |      |      | 10   | μA   |
| V <sub>DD</sub> = 3.3V ± 0.3V     |                   |                                                                                        |                                                                    |      |      |      |      |
| Input capacity                    | C <sub>IN</sub>   | Other than V <sub>DD</sub> , V <sub>SS</sub> , AV <sub>DD</sub> , and AV <sub>SS</sub> | Clock 1MHz<br>0V other than the measured pins                      |      | 10   | 20   | pF   |

\*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

\*2 When entire output pins are open.

\*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

# AC Characteristics

## (1) Clock timing

( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = 3.0$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$ )

| Item                                        | Symbol                 | Pins                   | Conditions                                                                  | Min.                        | Max. | Unit          |
|---------------------------------------------|------------------------|------------------------|-----------------------------------------------------------------------------|-----------------------------|------|---------------|
| System clock frequency                      | $f_c$                  | XTAL<br>EXTAL          | Fig. 1,<br>Fig. 2<br>$V_{DD} = 4.5$ to $5.5\text{V}$                        | 1                           | 16   | MHz           |
|                                             |                        |                        |                                                                             | 1                           | 12   |               |
| System clock input pulse width              | $t_{XL}$ ,<br>$t_{XH}$ | XTAL<br>EXTAL          | Fig. 1,<br>Fig. 2 (External clock drive)<br>$V_{DD} = 4.5$ to $5.5\text{V}$ | 28                          |      | ns            |
|                                             |                        |                        |                                                                             | 37.5                        |      |               |
| System clock input rise and fall times      | $t_{CR}$ ,<br>$t_{CF}$ | XTAL<br>EXTAL          | Fig. 1, Fig. 2<br>(External clock drive)                                    |                             | 200  | ns            |
| Event count clock input pulse width         | $t_{EH}$ ,<br>$t_{EL}$ | $\overline{\text{EC}}$ | Fig. 3                                                                      | $t_{\text{sys}} \times 4^*$ |      | ns            |
| Event count clock input rise and fall times | $t_{ER}$ ,<br>$t_{EF}$ | $\overline{\text{EC}}$ | Fig. 3                                                                      |                             | 20   | ns            |
| System clock frequency                      | $f_c$                  | TEX<br>TX              | Fig. 2 $V_{DD} = 2.7$ to $5.5\text{V}$<br>(32kHz clock applied condition)   | 32.768                      |      | kHz           |
| Event count clock input pulse width         | $t_{TL}$ ,<br>$t_{TH}$ | TEX                    | Fig. 3                                                                      | 10                          |      | $\mu\text{s}$ |
| Event count clock input rise and fall times | $t_{TR}$ ,<br>$t_{TF}$ | TEX                    | Fig. 3                                                                      |                             | 20   | ms            |

\*  $t_{\text{sys}}$  indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

$t_{\text{sys}} [\text{ns}] = 2000/f_c$  (Upper 2 bits = "00"),  $4000/f_c$  (Upper 2 bits = "01"),  $16000/f_c$  (Upper 2 bits = "11")

Fig. 1. Clock timing




Fig. 2. Clock applied condition





Fig. 3. Event count clock timing



## (2) Serial transfer (CH0)

(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                                                                       | Symbol               | Pin               | Condition                                                      | Min.             | Max.             | Unit |
|----------------------------------------------------------------------------|----------------------|-------------------|----------------------------------------------------------------|------------------|------------------|------|
| $\overline{CS} \downarrow \rightarrow \overline{SCK}$<br>delay time        | $t_{DCSK}$           | $\overline{SCK0}$ | Chip select transfer mode<br>( $\overline{SCK}$ = output mode) |                  | $t_{sys} + 200$  | ns   |
| $\overline{CS} \uparrow \rightarrow \overline{SCK}$<br>floating delay time | $t_{DCSKF}$          | $\overline{SCK0}$ | Chip select transfer mode<br>( $\overline{SCK}$ = output mode) |                  | $t_{sys} + 200$  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>delay time                    | $t_{DCSO}$           | SO0               | Chip select transfer mode                                      |                  | $t_{sys} + 200$  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>floating delay time           | $t_{DCSOF}$          | SO0               | Chip select transfer mode                                      |                  | $t_{sys} + 200$  | ns   |
| $\overline{CS}$<br>high level width                                        | $t_{WHCS}$           | $\overline{CS0}$  | Chip select transfer mode                                      | $t_{sys} + 200$  |                  | ns   |
| $\overline{SCK}$<br>cycle time                                             | $t_{KCY}$            | $\overline{SCK0}$ | Input mode                                                     | $2t_{sys} + 200$ |                  | ns   |
|                                                                            |                      |                   | Output mode                                                    | $8000/f_c$       |                  | ns   |
| $\overline{SCK}$<br>high and low level widths                              | $t_{KH}$<br>$t_{KL}$ | $\overline{SCK0}$ | Input mode                                                     | $t_{sys} + 100$  |                  | ns   |
|                                                                            |                      |                   | Output mode                                                    | $8000/f_c - 100$ |                  | ns   |
| SI input setup time<br>(against $\overline{SCK} \uparrow$ )                | $t_{SIK}$            | SI0               | $\overline{SCK}$ input mode                                    | $-t_{sys} + 100$ |                  | ns   |
|                                                                            |                      |                   | $\overline{SCK}$ output mode                                   | 200              |                  | ns   |
| SI input hold time<br>(against $\overline{SCK} \uparrow$ )                 | $t_{KSI}$            | SI0               | $\overline{SCK}$ input mode                                    | $2t_{sys} + 100$ |                  | ns   |
|                                                                            |                      |                   | $\overline{SCK}$ output mode                                   | 100              |                  | ns   |
| $\overline{SCK} \downarrow \rightarrow SO$ delay time                      | $t_{KSO}$            | SO0               | $\overline{SCK}$ input mode                                    |                  | $2t_{sys} + 200$ | ns   |
|                                                                            |                      |                   | $\overline{SCK}$ output mode                                   |                  | 100              | ns   |

**Note 1)**  $t_{sys}$  indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

$t_{sys}$  [ns] = 2000/ $f_c$  (Upper 2 bits = "00"), 4000/ $f_c$  (Upper 2 bits = "01"), 16000/ $f_c$  (Upper 2 bits = "11")

**Note 2)**  $\overline{CS}$ ,  $\overline{SCK}$ , SI and SO means each pin of  $\overline{CS} \rightarrow \overline{CS0}$ ,  $\overline{SCK} \rightarrow \overline{SCK0}$ , SI  $\rightarrow$  SI0, and SO  $\rightarrow$  SO0 respectively.

**Note 3)** The load of  $\overline{SCK}$  output mode and SO output delay time is 50pF + 1TTL.

## Serial transfer (CH0)

(Ta = -20 to +75°C, VDD = 3.0 to 3.6V, VSS = 0V)

| Item                                                                       | Symbol               | Pin               | Condition                                                      | Min.             | Max.             | Unit |
|----------------------------------------------------------------------------|----------------------|-------------------|----------------------------------------------------------------|------------------|------------------|------|
| $\overline{CS} \downarrow \rightarrow \overline{SCK}$<br>delay time        | $t_{DCSK}$           | $\overline{SCK0}$ | Chip select transfer mode<br>( $\overline{SCK}$ = output mode) |                  | $t_{sys} + 250$  | ns   |
| $\overline{CS} \uparrow \rightarrow \overline{SCK}$<br>floating delay time | $t_{DCSKF}$          | $\overline{SCK0}$ | Chip select transfer mode<br>( $\overline{SCK}$ = output mode) |                  | $t_{sys} + 200$  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>delay time                    | $t_{DCSO}$           | SO0               | Chip select transfer mode                                      |                  | $t_{sys} + 250$  | ns   |
| $\overline{CS} \downarrow \rightarrow SO$<br>floating delay time           | $t_{DCSOF}$          | SO0               | Chip select transfer mode                                      |                  | $t_{sys} + 200$  | ns   |
| $\overline{CS}$<br>high level width                                        | $t_{WHCS}$           | $\overline{CS0}$  | Chip select transfer mode                                      | $t_{sys} + 200$  |                  | ns   |
| $\overline{SCK}$<br>cycle time                                             | $t_{KCY}$            | $\overline{SCK0}$ | Input mode                                                     | $2t_{sys} + 200$ |                  | ns   |
|                                                                            |                      |                   | Output mode                                                    | $8000/f_c$       |                  | ns   |
| $\overline{SCK}$<br>high and low level widths                              | $t_{KH}$<br>$t_{KL}$ | $\overline{SCK0}$ | Input mode                                                     | $t_{sys} + 100$  |                  | ns   |
|                                                                            |                      |                   | Output mode                                                    | $8000/f_c - 150$ |                  | ns   |
| SI input setup time<br>(against $\overline{SCK} \uparrow$ )                | $t_{SIK}$            | SI0               | $\overline{SCK}$ input mode                                    | $-t_{sys} + 100$ |                  | ns   |
|                                                                            |                      |                   | $\overline{SCK}$ output mode                                   | 200              |                  | ns   |
| SI input hold time<br>(against $\overline{SCK} \uparrow$ )                 | $t_{KSI}$            | SI0               | $\overline{SCK}$ input mode                                    | $2t_{sys} + 100$ |                  | ns   |
|                                                                            |                      |                   | $\overline{SCK}$ output mode                                   | 100              |                  | ns   |
| $\overline{SCK} \downarrow \rightarrow SO$ delay time                      | $t_{KSO}$            | SO0               | $\overline{SCK}$ input mode                                    |                  | $2t_{sys} + 250$ | ns   |
|                                                                            |                      |                   | $\overline{SCK}$ output mode                                   |                  | 125              | ns   |


**Note 1)**  $t_{sys}$  indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

$t_{sys}$  [ns] = 2000/ $f_c$  (Upper 2 bits = "00"), 4000/ $f_c$  (Upper 2 bits = "01"), 16000/ $f_c$  (Upper 2 bits = "11")

**Note 2)**  $\overline{CS}$ ,  $\overline{SCK}$ , SI and SO means each pin of  $\overline{CS} \rightarrow \overline{CS0}$ ,  $\overline{SCK} \rightarrow \overline{SCK0}$ , SI  $\rightarrow$  SI0, and SO  $\rightarrow$  SO0 respectively.

**Note 3)** The load of  $\overline{SCK}$  output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)



**Serial transfer (CH1) (SIO mode)**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                                                         | Symbol                             | Pin                      | Condition                            | Min.                    | Max.                   | Unit |
|--------------------------------------------------------------|------------------------------------|--------------------------|--------------------------------------|-------------------------|------------------------|------|
| $\overline{\text{SCK1}}$ cycle time                          | $t_{\text{KCY}}$                   | $\overline{\text{SCK1}}$ | Input mode                           | $2t_{\text{sys}} + 200$ |                        | ns   |
|                                                              |                                    |                          | Output mode                          | $16000/f_c$             |                        | ns   |
| $\overline{\text{SCK1}}$ high and low level widths           | $t_{\text{KH}}$<br>$t_{\text{KL}}$ | $\overline{\text{SCK1}}$ | Input mode                           | $t_{\text{sys}} + 100$  |                        | ns   |
|                                                              |                                    |                          | Output mode                          | $8000/f_c - 50$         |                        | ns   |
| SI1 input setup time<br>(against $\overline{\text{SCK1}}$ ↑) | $t_{\text{SIK}}$                   | SI1                      | $\overline{\text{SCK1}}$ input mode  | 100                     |                        | ns   |
|                                                              |                                    |                          | $\overline{\text{SCK1}}$ output mode | 200                     |                        | ns   |
| SI1 input hold time<br>(against $\overline{\text{SCK1}}$ ↑)  | $t_{\text{KSI}}$                   | SI1                      | $\overline{\text{SCK1}}$ input mode  | $t_{\text{sys}} + 200$  |                        | ns   |
|                                                              |                                    |                          | $\overline{\text{SCK1}}$ output mode | 100                     |                        | ns   |
| $\text{SCK1} \downarrow \rightarrow \text{SO1}$ delay time   | $t_{\text{KSO}}$                   | SO1                      | $\overline{\text{SCK1}}$ input mode  |                         | $t_{\text{sys}} + 200$ | ns   |
|                                                              |                                    |                          | $\overline{\text{SCK1}}$ output mode |                         | 100                    | ns   |

**Note 1)**  $t_{\text{sys}}$  indicates three values according to the contents of the clock control register (address; 00FE<sub>H</sub>) upper 2 bits (CPU clock selection).

$t_{\text{sys}}$  [ns] = 2000/ $f_c$  (Upper 2 bits = "00"), 4000/ $f_c$  (Upper 2 bits = "01"), 16000/ $f_c$  (Upper 2 bits = "11")

**Note 2)** The load of  $\overline{\text{SCK1}}$  output mode and SO1 output delay time is 50pF + 1TTL.

**Serial transfer (CH1) (SIO mode)**(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V)


| Item                                                         | Symbol                             | Pin                      | Condition                            | Min.                    | Max.                   | Unit |
|--------------------------------------------------------------|------------------------------------|--------------------------|--------------------------------------|-------------------------|------------------------|------|
| $\overline{\text{SCK1}}$ cycle time                          | $t_{\text{KCY}}$                   | $\overline{\text{SCK1}}$ | Input mode                           | $2t_{\text{sys}} + 200$ |                        | ns   |
|                                                              |                                    |                          | Output mode                          | $16000/f_c$             |                        | ns   |
| $\overline{\text{SCK1}}$ high and low level widths           | $t_{\text{KH}}$<br>$t_{\text{KL}}$ | $\overline{\text{SCK1}}$ | Input mode                           | $t_{\text{sys}} + 100$  |                        | ns   |
|                                                              |                                    |                          | Output mode                          | $8000/f_c - 150$        |                        | ns   |
| SI1 input setup time<br>(against $\overline{\text{SCK1}}$ ↑) | $t_{\text{SIK}}$                   | SI1                      | $\overline{\text{SCK1}}$ input mode  | 100                     |                        | ns   |
|                                                              |                                    |                          | $\overline{\text{SCK1}}$ output mode | 200                     |                        | ns   |
| SI1 input hold time<br>(against $\overline{\text{SCK1}}$ ↑)  | $t_{\text{KSI}}$                   | SI1                      | $\overline{\text{SCK1}}$ input mode  | $t_{\text{sys}} + 200$  |                        | ns   |
|                                                              |                                    |                          | $\overline{\text{SCK1}}$ output mode | 100                     |                        | ns   |
| $\text{SCK1} \downarrow \rightarrow \text{SO1}$ delay time   | $t_{\text{KSO}}$                   | SO1                      | $\overline{\text{SCK1}}$ input mode  |                         | $t_{\text{sys}} + 250$ | ns   |
|                                                              |                                    |                          | $\overline{\text{SCK1}}$ output mode |                         | 125                    | ns   |

**Note 1)**  $t_{\text{sys}}$  indicates three values according to the contents of the clock control register (address; 00FE<sub>H</sub>) upper 2 bits (CPU clock selection).

$t_{\text{sys}}$  [ns] = 2000/ $f_c$  (Upper 2 bits = "00"), 4000/ $f_c$  (Upper 2 bits = "01"), 16000/ $f_c$  (Upper 2 bits = "11")

**Note 2)** The load of  $\overline{\text{SCK1}}$  output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing (SIO mode)



**Serial transfer (CH1) (Special mode)**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                | Symbol           | Pin        | Condition | Min. | Typ. | Max. | Unit |
|---------------------|------------------|------------|-----------|------|------|------|------|
| SO1 cycle time      | t <sub>LCY</sub> | SO1<br>SI1 | Note 1)   |      | 104  |      | μs   |
| SI1 data setup time | t <sub>LSU</sub> | SI1        |           | 2    |      |      | μs   |
| SI1 data hold time  | t <sub>LHD</sub> | SI1        |           | 2    |      |      | μs   |

**Note 1)** t<sub>LCY</sub> specifies only serial mode register (CH1) (SIOM1: Address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.


**Note 2)** The load of SO1 pin is 50pF + 1TTL.

**Serial transfer (CH1) (Special mode)**(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V)

| Item                | Symbol           | Pin        | Condition | Min. | Typ. | Max. | Unit |
|---------------------|------------------|------------|-----------|------|------|------|------|
| SO1 cycle time      | t <sub>LCY</sub> | SO1<br>SI1 | Note 1)   |      | 104  |      | μs   |
| SI1 data setup time | t <sub>LSU</sub> | SI1        |           | 2    |      |      | μs   |
| SI1 data hold time  | t <sub>LHD</sub> | SI1        |           | 2    |      |      | μs   |


**Note 1)** t<sub>LCY</sub> specifies only serial mode register (CH1) (SIOM1: Address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.

**Note 2)** The load of SO1 pin is 50pF.

**Fig. 6. Serial transfer CH1 timing (Special mode)**

**(3) General purpose prescaler**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

| Item                                     | Symbol                            | Pin   | Condition | Min. | Typ. | Max. | Unit |
|------------------------------------------|-----------------------------------|-------|-----------|------|------|------|------|
| External clock input frequency           | f <sub>PCK</sub>                  | SYNC1 |           |      |      | 12   | MHz  |
| External clock input pulse width         | t <sub>WH</sub> , t <sub>WL</sub> | SYNC1 |           | 33   |      |      | ns   |
| External clock input rise and fall times | t <sub>R</sub> , t <sub>F</sub>   | SYNC1 |           |      |      | 200  | ns   |

**Fig. 7. General purpose prescaler timing**

## (4) HSYNC counter

(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 5.5V, V<sub>SS</sub> = 0V)


| Item                                          | Symbol                            | Pin   | Condition                                                        | Min. | Typ.                   | Max.                   | Unit |
|-----------------------------------------------|-----------------------------------|-------|------------------------------------------------------------------|------|------------------------|------------------------|------|
| External clock input frequency                | f <sub>HCK</sub>                  | SYNC1 |                                                                  |      |                        | 12                     | MHz  |
| External clock input pulse width              | t <sub>WH</sub> , t <sub>WL</sub> | SYNC1 |                                                                  | 33   |                        |                        | ns   |
| External clock input rising and falling times | t <sub>R</sub> , t <sub>F</sub>   | SYNC1 |                                                                  |      |                        | 200                    | ns   |
| Prescaler output delay time (against PCK ↑)   | t <sub>HLH</sub>                  | HCOUT | External clock input SYNC1 t <sub>R</sub> = t <sub>F</sub> = 6ns |      | t <sub>sys</sub> + 130 | t <sub>sys</sub> + 220 | ns   |
|                                               | t <sub>HHL</sub>                  |       |                                                                  |      | t <sub>sys</sub> + 90  | t <sub>sys</sub> + 150 | ns   |
| Prescaler output rising and falling times     | t <sub>TLH</sub>                  | HCOUT | External clock input SYNC1 t <sub>R</sub> = t <sub>F</sub> = 6ns |      | 100                    | 280                    | ns   |
|                                               | t <sub>THL</sub>                  |       |                                                                  |      | 30                     | 70                     | ns   |

**Note1)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FE<sub>H</sub>) upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/f<sub>c</sub> (Upper 2 bits = "00"), 4000/f<sub>c</sub> (Upper 2 bits = "01"), 16000/f<sub>c</sub> (Upper 2 bits = "11").

**Note2)** The load of HCOUT pin is 50pF.

Fig. 8. General purpose prescaler timing




**(5) A/D converter characteristics** ( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = 4.5$  to  $5.5\text{V}$ ,  $AV_{REF} = 4.0$  to  $AV_{DD}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Item                    | Symbol     | Pins            | Conditions                                                                                                | Min.            | Typ. | Max.      | Unit          |
|-------------------------|------------|-----------------|-----------------------------------------------------------------------------------------------------------|-----------------|------|-----------|---------------|
| Resolution              |            |                 |                                                                                                           |                 |      | 8         | Bits          |
| Linearity error         |            |                 | $T_a = 25^\circ\text{C}$<br>$V_{DD} = AV_{DD} = AV_{REF} = 5.0\text{V}$<br>$V_{SS} = AV_{SS} = 0\text{V}$ |                 |      | $\pm 1$   | LSB           |
| Absolute error          |            |                 |                                                                                                           |                 |      | $\pm 2$   | LSB           |
| Conversion time         | $t_{CONV}$ |                 |                                                                                                           | $160/f_{ADC}^*$ |      |           | $\mu\text{s}$ |
| Sampling time           | $t_{SAMP}$ |                 |                                                                                                           | $12/f_{ADC}^*$  |      |           | $\mu\text{s}$ |
| Reference input voltage | $V_{REF}$  | $AV_{REF}$      | $V_{DD} = AV_{DD} = 4.5$ to $5.5\text{V}$                                                                 | $AV_{DD} - 0.5$ |      | $AV_{DD}$ | V             |
| Analog input voltage    | $V_{IAN}$  | $AN0$ to $AN11$ |                                                                                                           | 0               |      |           | V             |
| $AV_{REF}$ current      | $I_{REF}$  | $AV_{REF}$      | Operating mode                                                                                            |                 | 0.6  | 1.0       | mA            |
|                         | $I_{REFS}$ |                 | SLEEP mode<br>STOP mode<br>32kHz operating mode                                                           |                 |      | 10        | $\mu\text{A}$ |

( $T_a = -20$  to  $+75^\circ\text{C}$ ,  $V_{DD} = AV_{DD} = 3.0$  to  $3.6\text{V}$ ,  $AV_{REF} = 2.7$  to  $AV_{DD}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Item                    | Symbol     | Pins            | Conditions                                                                                                | Min.            | Typ. | Max.      | Unit          |
|-------------------------|------------|-----------------|-----------------------------------------------------------------------------------------------------------|-----------------|------|-----------|---------------|
| Resolution              |            |                 |                                                                                                           |                 |      | 8         | Bits          |
| Linearity error         |            |                 | $T_a = 25^\circ\text{C}$<br>$V_{DD} = AV_{DD} = AV_{REF} = 5.0\text{V}$<br>$V_{SS} = AV_{SS} = 0\text{V}$ |                 |      | $\pm 1$   | LSB           |
| Absolute error          |            |                 |                                                                                                           |                 |      | $\pm 2$   | LSB           |
| Conversion time         | $t_{CONV}$ |                 |                                                                                                           | $160/f_{ADC}^*$ |      |           | $\mu\text{s}$ |
| Sampling time           | $t_{SAMP}$ |                 |                                                                                                           | $12/f_{ADC}^*$  |      |           | $\mu\text{s}$ |
| Reference input voltage | $V_{REF}$  | $AV_{REF}$      | $V_{DD} = AV_{DD} = 3.0$ to $3.6\text{V}$                                                                 | $AV_{DD} - 0.3$ |      | $AV_{DD}$ | V             |
| Analog input voltage    | $V_{IAN}$  | $AN0$ to $AN11$ |                                                                                                           | 0               |      |           |               |
| $AV_{REF}$ current      | $I_{REF}$  | $AV_{REF}$      | Operating mode                                                                                            |                 | 0.4  | 0.7       | mA            |
|                         | $I_{REFS}$ |                 | SLEEP mode<br>STOP mode<br>32kHz operating mode                                                           |                 |      | 10        | $\mu\text{A}$ |

**Fig. 9. Definitions of A/D converter terms**



\* The value of  $f_{ADC}$  is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected,  $f_{ADC} = f_c/2$

When PS1 is selected,  $f_{ADC} = f_c$

**(6) Interruption, reset input**(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 5.5V, V<sub>SS</sub> = 0V)

| Item                                               | Symbol                             | Pins                                                                                                  | Conditions | Min.  | Max. | Unit |
|----------------------------------------------------|------------------------------------|-------------------------------------------------------------------------------------------------------|------------|-------|------|------|
| External interruption<br>high and low level widths | t <sub>IH</sub><br>t <sub>IL</sub> | $\overline{\text{INT0}}$<br>$\overline{\text{INT1}}$<br>$\overline{\text{INT2}}$<br>NMI<br>PJ0 to PJ7 |            | 1     |      | μs   |
| Reset input low level width                        | t <sub>RSL</sub>                   | $\overline{\text{RST}}$                                                                               |            | 32/fc |      | μs   |

**Fig. 10. Interruption input timing****Fig. 11. Reset input timing****(7) Others**(Ta = -20 to +75°C, V<sub>DD</sub> = 3.0 to 5.5V, V<sub>SS</sub> = 0V)


| Item                                     | Symbol                                | Pins                      | Conditions                 | Min.                                          | Max. | Unit |
|------------------------------------------|---------------------------------------|---------------------------|----------------------------|-----------------------------------------------|------|------|
| CFG input<br>high and low level widths   | t <sub>CFH</sub><br>t <sub> CFL</sub> | CFG                       |                            | t <sub>FRC</sub> × 24 + 200                   |      | ns   |
| DFG input<br>high and low level widths   | t <sub>DFH</sub><br>t <sub> DFL</sub> | DFG                       |                            | t <sub>FRC</sub> × 16 + 200                   |      | ns   |
| DPG minimum pulse width                  | t <sub>DPW</sub>                      | DPG                       |                            | t <sub>FRC</sub> × 8 + 200                    |      | ns   |
| DPG minimum removal time                 | t <sub>rem</sub>                      | DPG                       |                            | t <sub>FRC</sub> × 16 + 200                   |      | ns   |
| PBCTL input<br>high and low level widths | t <sub>CTH</sub><br>t <sub> CTL</sub> | $\overline{\text{PBCTL}}$ | t <sub>sys</sub> = 2000/fc | t <sub>FRC</sub> × 8 + 200 + t <sub>sys</sub> |      | ns   |
| EXI input<br>high and low level widths   | t <sub>EIH</sub><br>t <sub> EIL</sub> | EXI0<br>EXI1              | t <sub>sys</sub> = 2000/fc | t <sub>FRC</sub> × 8 + 200 + t <sub>sys</sub> |      | ns   |

**Note)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (address; 00FE<sub>H</sub>) upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

t<sub>FRC</sub> = 1000/fc [ns]

Fig. 12. Other timings



Supplement

Fig. 13. Recommended oscillation circuit







| Manufacturer           | Model        | fc (MHz)  | C <sub>1</sub> (pF) | C <sub>2</sub> (pF) | Rd (Ω) | Circuit example |
|------------------------|--------------|-----------|---------------------|---------------------|--------|-----------------|
| RIVER ELETEC CO., LTD. | HC-49/U03    | 8.00      | 10                  | 10                  | 0      | (i)             |
|                        |              | 10.00     | 5                   | 5                   |        |                 |
|                        |              | 12.00     |                     |                     |        |                 |
|                        |              | 16.00     |                     |                     |        |                 |
| KINSEKI LTD.           | HC-49/U (-S) | 8.00      | 16 (12)             | 16 (12)             | 0      | (i)             |
|                        |              | 10.00     | 16 (12)             | 16 (12)             |        |                 |
|                        |              | 12.00     | 12                  | 12                  |        |                 |
|                        |              | 16.00     | 12                  | 12                  |        |                 |
|                        | P3           | 32.768kHz | 30                  | 18                  | 470K   | (ii)            |

Mask option table

| Item                       | Content       |             |
|----------------------------|---------------|-------------|
| Reset pin pull-up resistor | Non-existent  | Existent    |
| Input circuit format*      | C-MOS schmitt | TTL schmitt |

\* In PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin.  
However, TTL schmitt can not be selected when the supply voltage (V<sub>DD</sub>) ranges from 3.0V to 5.5V.

## Characteristics Curve



## Unit: mm

[illegible]

|            |               |
|------------|---------------|
| SONY CODE  | QFP-100P-L01  |
| EIAJ CODE  | QFP100-P-1420 |
| JEDEC CODE | _____         |

|                  |                 |
|------------------|-----------------|
| PACKAGE MATERIAL | EPOXY RESIN     |
| LEAD TREATMENT   | SOLDER PLATING  |
| LEAD MATERIAL    | 42/COPPER ALLOY |
| PACKAGE MASS     | 1.7g            |

[illegible]


|            |               |
|------------|---------------|
| SONY CODE  | QFP-100P-L01  |
| EIAJ CODE  | QFP100-P-1420 |
| JEDEC CODE | _____         |

|                  |                 |
|------------------|-----------------|
| PACKAGE MATERIAL | EPOXY RESIN     |
| LEAD TREATMENT   | SOLDER PLATING  |
| LEAD MATERIAL    | 42/COPPER ALLOY |
| PACKAGE MASS     | 1.7g            |

| ITEM                     | SPEC.        |
|--------------------------|--------------|
| LEAD MATERIAL            | COPPER ALLOY |
| LEAD TREATMENT           | Sn-Bi 2.5%   |
| LEAD TREATMENT THICKNESS | 5-18μm       |

## Package Outline


Unit: mm



|            |                     |
|------------|---------------------|
| SONY CODE  | LQFP-100P-L01       |
| EIAJ CODE  | P-LQFP100-14x14-0.5 |
| JEDEC CODE |                     |

## PACKAGE STRUCTURE

|                  |                   |
|------------------|-------------------|
| PACKAGE MATERIAL | EPOXY RESIN       |
| LEAD TREATMENT   | SOLDER PLATING    |
| LEAD MATERIAL    | 42 / COPPER ALLOY |
| PACKAGE MASS     | 0.7g              |



|            |                     |
|------------|---------------------|
| SONY CODE  | LQFP-100P-L01       |
| EIAJ CODE  | P-LQFP100-14x14-0.5 |
| JEDEC CODE |                     |

## PACKAGE STRUCTURE

|                  |                   |
|------------------|-------------------|
| PACKAGE MATERIAL | EPOXY RESIN       |
| LEAD TREATMENT   | SOLDER PLATING    |
| LEAD MATERIAL    | 42 / COPPER ALLOY |
| PACKAGE MASS     | 0.7g              |

## LEAD SPECIFICATIONS

| ITEM                     | SPEC.        |
|--------------------------|--------------|
| LEAD MATERIAL            | COPPER ALLOY |
| LEAD TREATMENT           | Sn-Bi 2.5%   |
| LEAD TREATMENT THICKNESS | 5-18 $\mu$ m |