




CYPRESS

CY2037

High Accuracy EPROM Programmable PLL Die for Crystal Oscillators


Features	Benefits
• EPROM-programmable die for in-package programming of crystal oscillators	Enables quick turnaround of custom oscillators Lowers inventory costs through stocking of blank parts
• High resolution PLL with 12 bit multiplier and 10 bit divider	Enables synthesis of highly accurate and stable output clock frequencies with zero or low PPM
• EPROM-programmable capacitor tuning array with Shadow register	Enables fine-tuning of output clock frequency by adjusting C_{Load} of the crystal
• Twice programmable die (CY2037A and CY2037-2).	Enables reprogramming of programmed part, to correct errors, and control excess inventory
• Simple 4-wire programming interface	Enables programming of output frequency after packaging
• On-chip oscillator runs from 10–30 MHz fundamental tuned crystal	Lowers cost of oscillator as PLL can be programmed to a high frequency using a low-frequency, low-cost crystal
• EPROM-selectable TTL or CMOS duty cycle levels	Duty cycle centered at 1.4V or $V_{DD}/2$ Provides flexibility to service most TTL or CMOS applications
• Operating frequency — 1–133 MHz at 5V — 1–100 MHz at 3.3V — 1–66.6 MHz at 2.7V	Services most PC, networking, and consumer applications
• Sixteen selectable post-divide options, using either PLL or reference oscillator output	Provides flexibility in output configurations and testing
• Programmable PWR_DWN or OE pin (CY2037A and CY2037-2) • Frequency Select (CY2037-3)	Enables low-power operation or output enable function Enables two frequency options for meeting different industry standards, i.e., PAL/NTSC.
• Programmable asynchronous or synchronous OE and PWR_DWN modes (CY2037 and CY2037-2)	Provides flexibility for system applications, through selectable instantaneous or synchronous change in outputs
• Low Jitter outputs typically — $< \pm 100$ ps (pk-pk) at 5V and $f > 33$ MHz — $< \pm 125$ ps (pk-pk) at 3.3V and $f > 33$ MHz	Suitable for most PC, consumer, and networking applications
• 3.3V or 5V operation	Lowers inventory cost as same die services both applications
• Small Die	Enables encapsulation in small-size, surface mount packages
• Controlled rise and fall times and output slew rate	Has lower EMI than oscillators

CY2037 Logic Block Diagram



Die Configuration

Top View



Functional Description

The CY2037 is an EPROM programmable, high accuracy, PLL-based die designed for the crystal oscillator market. The die attaches directly to a low-cost 10–30 MHz crystal and can be packaged into 4-pin through-hole or surface mount packages. The oscillator devices can be stocked as blank parts and custom frequencies programmed in-package at the last stage before shipping. This enables fast-turn manufacture of custom and standard crystal oscillators without the need for dedicated, expensive crystals.

The CY2037 contains an on-chip oscillator and an unique oscillator tuning circuit for fine-tuning of the output frequency. The crystal C_{load} can be selectively adjusted by programming a set of seven EPROM bits. This feature can be used to compensate for crystal variations or to obtain a more accurate synthesized frequency.

The CY2037 uses EPROM programming with a simple 2-wire, 4-pin interface that includes V_{SS} and V_{DD} . Clock outputs can be generated up to 133 MHz at 5V or up to 100 MHz at 3.3V. The entire configuration can be re-programmed one time allowing programmed inventory to be altered or reused.

The CY2037 PLL die has been designed for very high resolution. It has a 12 bit feedback counter multiplier and a 10 bit reference counter divider. This enables the synthesis of highly accurate and stable output clock frequencies with zero or low PPM error. The clock can be further modified by eight output divider options of 1, 2, 4, 8, 16, 32, 64 and 128. The divider input can be selected as either the PLL or crystal oscillator output providing a total of sixteen separate output options. For further flexibility, the output is selectable between TTL and CMOS duty cycle levels.

The CY2037A and CY2037-2 also contain flexible power management controls. These parts include both PWR_DWN and OE features with integrated pull-up resistors. The PWR_DWN and OE modes have an additional setting to determine timing (asynchronous or synchronous) with respect to the output signal. When PWR_DWN or OE modes are enables, CLKOUT is pulled low by a weak pull down. The weak pull down is easily overdriven by another active CLKOUTs for applications that require multiple CLKOUTs on a single signal path.

Controlled rise and fall times, unique output driver circuits, and innovative circuit layout techniques enable the CY2037 to have low jitter and accurate outputs making it suitable for most PC, networking and consumer applications

Note:

1. For Customers not bonding X_D or X_G pad to external pins, an alternative bonding option would be shorting the X_x pad to the X_D pad.

On the other hand, the CY2037-3 contains a frequency select function in place of the power down and output enable modes. For example, consumer products often require frequency compatibility with different electrical standards around the world. With this frequency select feature a product that incorporates the CY2037-3 could be compatible with both NTSC for North American and PAL for Europe simply by changing the FS line. The twice programmable feature is also lost in the CY2037-3, because the second EPROM row is now being used for the alternate frequency.

EPROM Configuration Block

Table 1 summarizes the features which are configurable by EPROM. Please refer to the "7C8038x/7C8034X Programming Specification" for further details. The specification can be obtained from your Cypress factory representative.

Table 1. EPROM Adjustable Features

Adjust Frequency	Feedback counter value (P)
	Reference counter value (Q)
	Output divider selection
Oscillator Tuning (load capacitance values)	
Duty cycle levels (TTL or CMOS)	
Power management mode (OE or PWR_DWN)	
Power management timing (synchronous or asynchronous)	

PLL Output Frequency

The CY2037 contains a high resolution PLL with 12 bit multiplier and 10 bit divider. The output frequency of the PLL is determined by the following formula:

$$F_{PLL} = \frac{2 \cdot (P + 5)}{(Q + 2)} \cdot F_{REF}$$

where P is the feedback counter value and Q is the reference counter value. P and Q are EPROM programmable values.

Power Management features (except CY2037-3)

The CY2037 contains EPROM programmable PWR_DWN and OE functions. If Powerdown is selected, all active circuitry on the chip is shut down when the control pin goes low. The oscillator and PLL circuits must re-lock when the part leaves Powerdown Mode. If Output Enable mode is selected, the output is tri-stated and weakly pulled low when the Control pin

Die Pad Summary

Name	Die Pad	Description
V _{DD}	1,2	Voltage supply
V _{SS}	8,9	Ground
X _D	4	Crystal connection.
X _X	3	No Connect. (For customers not bonding X _D or X _G pad to external pins, an alternative bonding option would be shorting this pad to XD pad.)
X _G	6	Crystal connection.
PD/OE or FS	7	CY2037A and CY2037-2 - EPROM programmable power down or output enable pad. CY2037-3 - Frequency Select. Serves as V _{PP} in programming mode for all devices
CLKOUT	11	Clock output. Also serves as three-state input during programming.
N/C	5,10	No Connect. (Do not bond to these pads)

goes low. In this mode the oscillator and PLL circuits continue to operate, allowing a rapid return to normal operation when the Control input is deasserted.

In addition, the PWR_DWN and OE modes can be programmed to occur synchronously or asynchronously with respect to the output signal. When the asynchronous setting is used, the powerdown or output disable occurs immediately (allowing for logic delays) irrespective of position in the clock cycle. However, when the synchronous setting is used, the part waits for a falling edge at the output before powerdown or output enable signal is initiated, thus preventing output glitches. In either asynchronous or synchronous setting, the output is always enabled synchronously by waiting for the next falling edge of the output.

Crystal Oscillator Tuning Circuit

The CY2037 contains a unique tuning circuit to fine-tune the output frequency of the device. The tuning circuit consists of an array of eleven load capacitors on both sides of the oscillator drive inverter. The capacitor load values are EPROM programmable and can be increased in small increments. As the capacitor load is increased the circuit is fine-tuned to a lower frequency. The capacitor load values vary from 0.17 pF to 8 pF for a 100:1 total control ratio. The tuning increments are shown in the table below. Please refer to the "7C8038x/7C8034x Programming Specification" for further details.

Difference Between CY2037A and CY2037-2

The CY2037A contains a shadow register in addition to the EPROM register. The shadow register is an exact copy of the EPROM register and is the default register when the Valid bit is not set. It is useful when the prototype or production environment calls for measuring and adjusting the CLKOUT frequency numerous times. Multiple adjustments can be performed with the shadow register. Once the desired frequency is achieved the EPROM register is permanently programmed.

Some production flows do not require the use of the shadow register. If this is the case, then the CY2037-2 is the device of choice. The CY2037-2 has a disabled shadow register.


The CY2037-3 contains the shadow register.

Frequency Select Feature of CY2037-3

The CY2037-3 contains a frequency select function in place of the powerdown and the output enable functions. With the frequency select feature, customers can switch two different frequencies that are configured in the two EPROM rows. The definition of the Frequency select pin (FS) is shown in the table below.

Device Functionality: Output Frequencies

Symbol	Description	Condition	Min.	Max.	Unit
Fo	Output frequency	$V_{DD} = 4.5\text{--}5.5\text{V}$	1	133	MHz
		$V_{DD} = 3.0\text{--}3.6\text{V}$	1	100	MHz
		$V_{DD} = 2.7\text{--}3.0\text{V}$	1	66	MHz

Crystal Oscillator Tuning Circuit


CD = EPROM BIT
T = TRANSISTOR
C = LOAD CAPACITOR

Symbol	Description	Min.	Typ.	Max.	Unit
R_f	Feedback resistor, $V_{DD} = 4.5\text{--}5.5\text{V}$	0.5	2	3.5	$M\Omega$
	Feedback resistor, $V_{DD} = 2.7\text{--}3.6\text{V}$	1.0	4	9.0	$M\Omega$
	Capacitors have $\pm 20\%$ Tolerance				
C_g	Gate capacitor		13		pF
C_d	Drain Capacitor		9		pF
C_0	Series Cap		0.27		pF
C_1	Series Cap		0.52		pF
C_2	Series Cap		1.00		pF
C_3	Series Cap		0.7		pF
C_4	Series Cap		1.4		pF
C_5	Series Cap		2.6		pF
C_6	Series Cap		5.0		pF
C_7	Series Cap		0.45		pF
C_8	Series Cap		0.85		pF
C_9	Series Cap		1.7		pF
C_{10}	Series Cap		3.3		pF

Table 2. Frequency Select Pin Decoding for CY2037-3

FS Pin	Output Frequency
0	From EPROM Row 0 Configuration
1	From EPROM Row 1 Configuration

Absolute Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage—0.5 to +7.0V

Input Voltage—0.5V to $V_{DD}+0.5$

Storage Temperature (Non-Condensing) ... 55°C to +150°C

Junction Temperature–40°C to +100°C

Static Discharge Voltage >2000V

(per MIL-STD-883, Method 3015)

Operating Conditions

Parameter	Description	Min.	Max.	Unit
V_{DD}	Supply Voltage (3.3V)	2.7	3.6	V
	Supply Voltage (5.0V)	4.5	5.5	V
T_{AJ} ^[2]	Operating Temperature, Junction	–40	+100	°C
C_{TTL}	Max. Capacitive Load on outputs for TTL levels			
	$V_{DD} = 4.5\text{--}5.5\text{V}$, Output frequency = 1–40 MHz $V_{DD} = 4.5\text{--}5.5\text{V}$, Output frequency = 40–133 MHz		50 25	pF pF
C_{CMOS}	Max. Capacitive Load on outputs for CMOS levels			
	$V_{DD} = 4.5\text{--}5.5\text{V}$, Output frequency = 1–66.6MHz		50	pF
	$V_{DD} = 4.5\text{--}5.5\text{V}$, Output frequency = 66.6–133MHz		25	pF
	$V_{DD} = 3.0\text{--}3.6\text{V}$, Output frequency = 1–40 MHz		30	pF
	$V_{DD} = 3.0\text{--}3.6\text{V}$, Output frequency = 40–100 MHz		15	pF
	$V_{DD} = 2.7\text{--}3.0\text{V}$, Output frequency = 1–66 MHz		15	pF
X_{REF}	Reference Frequency, input crystal. Fundamental tuned crystals only.	10	30	MHz

Electrical Characteristics Over the Operating Range (Part was characterized in a 20 pin SOIC package with external crystal, Electrical Characteristics may change with other package types)

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V_{IL}	Low-level Input Voltage	$V_{DD} = 4.5\text{--}5.5\text{V}$			0.8	V
		$V_{DD} = 2.7\text{--}3.6\text{V}$			$0.2V_{DD}$	V
V_{IH}	High-level Input Voltage	$V_{DD} = 4.5\text{--}5.5\text{V}$	2.0			V
		$V_{DD} = 2.7\text{--}3.6\text{V}$	$0.7V_{DD}$			V
V_{OL}	Low-level Output Voltage	$V_{DD} = 4.5\text{--}5.5\text{V}$, $I_{OL} = 16\text{ mA}$			0.4	V
		$V_{DD} = 2.7\text{--}3.6\text{V}$, $I_{OL} = 8\text{ mA}$			0.4	V
V_{OHCMOS}	High-level Output Voltage, CMOS levels	$V_{DD} = 4.5\text{--}5.5\text{V}$, $I_{OH} = -16\text{ mA}$	$V_{DD}-0.4$			V
		$V_{DD} = 2.7\text{--}3.6\text{V}$, $I_{OH} = -8\text{ mA}$	$V_{DD}-0.4$			V
V_{OHTTL}	High-level Output Voltage, TTL levels	$V_{DD} = 4.5\text{--}5.5\text{V}$, $I_{OH} = -8\text{ mA}$	2.4			V
I_{IL}	Input Low Current	$V_{IN} = 0\text{V}$			10	μA
I_{IH}	Input High Current	$V_{IN} = V_{DD}$			5	μA
I_{DD}	Power Supply Current, Unloaded	$V_{DD} = 4.5\text{--}5.5\text{V}$, Output frequency ≤ 133MHz			45	mA
		$V_{DD} = 2.7\text{--}3.6\text{V}$, Output frequency ≤ 100 MHz			25	mA
I_{DDS}	Stand-by current	$V_{DD} = 2.7\text{--}3.6\text{V}$		10	50	μA
R_{UP}	Input Pull-Up Resistor	$V_{DD} = 4.5\text{--}5.5\text{V}$, $V_{IN} = 0\text{V}$	1.1	3.0	8.0	MΩ
		$V_{DD} = 4.5\text{--}5.5\text{V}$, $V_{IN} = 0.7V_{DD}$	50	100	200	kΩ
I_{OE_CLKOUT}	CLKOUT Pulldown current	$V_{DD}=5.0$		20		μA

Note:

- This product is sold in die form so operating conditions are specified for the die, or junction temperature

Output Clock Switching Characteristics Over the Operating Range^[3]


Symbol	Description	Test Conditions	Min	Typ	Max	Unit
t_{1w}	Output Duty Cycle at 1.4V, $V_{DD} = 4.5-5.5V$ $t_{1w} = t_{1A} + t_{1B}$	1-40 MHz, $C_L \leq 50$ pF 40-66 MHz, $C_L \leq 15$ pF 66-125 MHz, $C_L \leq 25$ pF 125-133 MHz, $C_L \leq 15$ pF	45 45 40 40		55 55 60 60	% % % %
t_{1x}	Output Duty Cycle at $V_{DD}/2$, $V_{DD} = 4.5-5.5V$ $t_{1x} = t_{1A} + t_{1B}$	1-66.6 MHz, $C_L \leq 25$ pF 66.6-125 MHz, $C_L \leq 25$ pF 125-133 MHz, $C_L \leq 15$ pF	45 40 40		55 60 60	% % %
t_{1y}	Output Duty Cycle at $V_{DD}/2$, $V_{DD} = 3.0-3.6V$ $t_{1y} = t_{1A} + t_{1B}$	1-40 MHz, $C_L \leq 30$ pF 40-100 MHz, $C_L \leq 15$ pF	45 40		55 60	% %
t_{1z}	Output Duty Cycle at $V_{DD}/2$, $V_{DD} = 2.7-3.0V$ $t_{1z} = t_{1A} + t_{1B}$	1-40 MHz, $C_L \leq 15$ pF 40-66.6 MHz, $C_L \leq 10$ pF	40 40		60 60	% %
t_2	Output Clock Rise time	Between 0.8 -2.0V, $V_{DD} = 4.5V-5.5V$, $C_L = 50$ pF Between 0.8 -2.0V, $V_{DD} = 4.5V-5.5V$, $C_L = 25$ pF Between 0.8 -2.0V, $V_{DD} = 4.5V-5.5V$, $C_L = 15$ pF Between 0.2V _{DD} - 0.8V _{DD} , $V_{DD} = 4.5V-5.5V$, $C_L = 50$ pF Between 0.2V _{DD} - 0.8V _{DD} , $V_{DD} = 3.0V-3.6V$, $C_L = 30$ pF Between 0.2V _{DD} - 0.8V _{DD} , $V_{DD} = 2.7V-3.6V$, $C_L = 15$ pF			1.8 1.2 0.9 3.4 4.0 2.4	ns ns ns ns ns ns
t_3	Output Clock Fall time	Between 0.8V-2.0V, $V_{DD} = 4.5V-5.5V$, $C_L = 50$ pF Between 0.8 -2.0V, $V_{DD} = 4.5V-5.5V$, $C_L = 25$ pF Between 0.8 -2.0V, $V_{DD} = 4.5V-5.5V$, $C_L = 15$ pF Between 0.2V _{DD} - 0.8V _{DD} , $V_{DD} = 4.5V-5.5V$, $C_L = 50$ pF Between 0.2V _{DD} - 0.8V _{DD} , $V_{DD} = 3.0V-3.6V$, $C_L = 30$ pF Between 0.2V _{DD} - 0.8V _{DD} , $V_{DD} = 2.7V-3.6V$, $C_L = 15$ pF			1.8 1.2 0.9 3.4 4.0 2.4	ns ns ns ns ns ns
t_4	Start-up time out of power-down	PWR_DWN or OE pin LOW to HIGH ^[3]		1	2	ms
t_{5a}	Power Down delay time (synchronous setting)	PWR_DWN pin LOW to output LOW (T=period of Output clk)		T/2	T+10	ns
t_{5b}	Power Down delay time (asynchronous setting)	PWR_DWN pin LOW to output LOW		10	15	ns
t_6	Power Up time	From power on ^[3]		1	2	ms
t_{7a}	Output disable time (synchronous setting)	OE pin LOW to output Hi-Z (T=period of output clk)		T/2	T+10	ns
t_{7b}	Output disable time (asynchronous setting)	OE pin LOW to output Hi-Z		10	15	ns
t_8	Output enable time (always synchronous enable)	PWR_DWN or OE pin LOW to HIGH (T=period of output clk)		T	1.5T+25	ns
t_9	Peak-to-Peak Period Jitter	$V_{DD} = 4.5V-5.5V$, $F_o > 33$ MHz, VCO > 100 MHz $V_{DD} = 2.7V-3.6V$, $F_o > 33$ MHz, VCO > 100 MHz $V_{DD} = 2.7V-5.5V$, $F_o < 33$ MHz		±100 ±125 ±250	±125 ±200 1% of F_o	ps ps ps

Note:


- Oscillator start time cannot be guaranteed for all crystal types. This specification is for operation with AT cut crystals with ESR < 70 ohms.
- Not all parameters measured in production testing.

Switching Waveforms


Duty Cycle Timing (t_{1w} , t_{1x} , t_{1y} , t_{1z})




Output Rise/Fall Time



Power Down Timing (synchronous and asynchronous modes)



Power Up Timing




Notes:

5. In synchronous mode the powerdown or output 3-state is not initiated until the next falling edge of the output clock.
6. In asynchronous mode the powerdown or output 3-state occurs within 25ns irrespective of position in the output clock cycle.

Switching Waveforms (continued)

Output Enable Timing (synchronous and asynchronous modes)



Ordering Information^[7]

Ordering Code	Type	Operating Range
CY2037AWAF	Wafer	Industrial
CY2037-2WAF	Wafer	Industrial
CY2037-3WAF	Wafer	Industrial

Document #: 38-00679-*D

Die Information

Wafer Thickness	14 ±0.5 mils
-----------------	--------------

Note:

- The only difference between the CY2037A and the CY2037-2 is: The CY2037-2 has the shadow register disabled. The CY2037-3 replaces the power down options with a Frequency Select, and contains the shadow register.