



**CY2318NZ**  
**CY2318ANZ**

# 18 Output, 3.3V SDRAM Buffer for Desktop PCs with 4 DIMMs

## Features


- One input to 18 output buffer/driver
- Supports up to four SDRAM DIMMs
- Two additional outputs for feedback
- I<sup>2</sup>C™ interface for individual output control
- Low skew outputs (< 200 ps)
- Up to 100 MHz operation
- Dedicated OE pin for testing
- Space-saving 48-pin SSOP package
- 3.3V operation
- The CY2318ANZ features an improved internal power-on reset circuit.

## Functional Description

The CY2318 is a 3.3V buffer designed to distribute high-speed clocks in PC applications. The part has 18 outputs, 16 of which can be used to drive up to four SDRAM DIMMs, and the remaining can be used for external feedback to a PLL. The device operates at 3.3V and outputs can run up to 100 MHz, thus making it compatible with Pentium II® processors. The CY2318 can be used in conjunction with the CY2280, CY2281, CY2282 or similar clock synthesizer for a complete Pentium II motherboard solution.

The CY2318 also includes an I<sup>2</sup>C interface which can enable or disable each output clock. On power-up, all output clocks are enabled. A separate Output Enable pin facilitates testing on ATE.

## Block Diagram



## Pin Configuration

SSOP Top View	
NC	1
NC	2
V <sub>DD</sub>	3
SDRAM0	4
SDRAM1	5
V <sub>SS</sub>	6
V <sub>DD</sub>	7
SDRAM2	8
SDRAM3	9
V <sub>SS</sub>	10
BUF_IN	11
V <sub>DD</sub>	12
SDRAM4	13
SDRAM5	14
V <sub>SS</sub>	15
V <sub>DD</sub>	16
SDRAM6	17
SDRAM7	18
V <sub>SS</sub>	19
V <sub>DD</sub>	20
SDRAM16	21
V <sub>SS</sub>	22
V <sub>DDIIC</sub>	23
SDATA	24
NC	47
V <sub>DD</sub>	46
SDRAM15	45
SDRAM14	44
V <sub>SS</sub>	43
V <sub>DD</sub>	42
SDRAM13	41
SDRAM12	40
V <sub>SS</sub>	39
OE	38
V <sub>DD</sub>	37
SDRAM11	36
SDRAM10	35
V <sub>SS</sub>	34
V <sub>DD</sub>	33
SDRAM9	32
SDRAM8	31
V <sub>SS</sub>	30
V <sub>DD</sub>	29
SDRAM17	28
V <sub>SS</sub>	27
V <sub>SS</sub>	26
V <sub>SSIIC</sub>	25
SCLOCK	

Pentium II is a registered trademark of Intel Corporation.  
I<sup>2</sup>C is a trademark of Philips Corporation.

## Pin Summary

Name	Pins	Description
V <sub>DD</sub>	3, 7, 12, 16, 20, 29, 33, 37, 42, 46	3.3V Digital voltage supply
V <sub>SS</sub>	6, 10, 15, 19, 22, 27, 30, 34, 39, 43	Ground
V <sub>DDIIC</sub>	23	I <sup>2</sup> C Voltage supply
V <sub>SSIIC</sub>	26	Ground for I <sup>2</sup> C
BUF_IN	11	Input clock (5V Tolerant)
OE	38	Output Enable (active LOW), Three-state outputs when asserted <sup>[1]</sup>
SDATA	24	I <sup>2</sup> C data input <sup>[1]</sup>
SCLK	25	I <sup>2</sup> C clock input <sup>[1]</sup>
SDRAM [0–3]	4, 5, 8, 9	SDRAM byte 0 clock outputs
SDRAM [4–7]	13, 14, 17, 18	SDRAM byte 1 clock outputs
SDRAM [8–11]	31, 32, 35, 36	SDRAM byte 2 clock outputs
SDRAM [12–15]	40, 41, 44, 45	SDRAM byte 3 clock outputs
SDRAM [16–17]	21, 28	SDRAM clock outputs usable for feedback
N/C	1, 2, 47, 48	Reserved for future modifications, do not connect in system

**Note:**

- Internal pull-up resistor to V<sub>DD</sub> (value > 100 kohms).

## Device Functionality

OE	SDRAM [0-17]
0	Hi-Z
1	1 x BUF_IN

### Serial Configuration Map

- The Serial bits will be read by the clock driver in the following order:
  - Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
  - Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
  - .
  - Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
- Reserved and unused bits should be programmed to "0".
- I<sup>2</sup>C Address for the CY2318 is:

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	1	----

### Byte 0:SDRAM Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	18	SDRAM7 (Active/Inactive)
Bit 6	17	SDRAM6 (Active/Inactive)
Bit 5	14	SDRAM5 (Active/Inactive)
Bit 4	13	SDRAM4 (Active/Inactive)
Bit 3	9	SDRAM3 (Active/Inactive)
Bit 2	8	SDRAM2 (Active/Inactive)
Bit 1	5	SDRAM1 (Active/Inactive)
Bit 0	4	SDRAM0 (Active/Inactive)

### Byte 1: SDRAM Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	45	SDRAM15 (Active/Inactive)
Bit 6	44	SDRAM14 (Active/Inactive)
Bit 5	41	SDRAM13 (Active/Inactive)
Bit 4	40	SDRAM12 (Active/Inactive)
Bit 3	36	SDRAM11 (Active/Inactive)
Bit 2	35	SDRAM10 (Active/Inactive)
Bit 1	32	SDRAM9 (Active/Inactive)
Bit 0	31	SDRAM8 (Active/Inactive)

### Byte 2: SDRAM Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	28	SDRAM17 (Active/Inactive)
Bit 6	21	SDRAM16 (Active/Inactive)
Bit 5	--	Reserved, drive to 0
Bit 4	--	Reserved, drive to 0
Bit 3	--	Reserved, drive to 0
Bit 2	--	Reserved, drive to 0
Bit 1	--	Reserved, drive to 0
Bit 0	--	Reserved, drive to 0



## Maximum Ratings

Supply Voltage to Ground Potential ..... -0.5 to +7.0V  
DC Input Voltage (except BUF\_IN) ..... -0.5V to V<sub>DD</sub>+0.5  
DC Input Voltage (BUF\_IN) ..... -0.5V to 7.0V

Storage Temperature ..... -65°C to +150°C  
Max. Soldering Temperature (10 sec) ..... +260°C  
Junction Temperature ..... +150°C  
Static Discharge Voltage ..... >2000V  
(per MIL-STD-883, Method 3015)

## Operating Conditions

Parameter	Description	Min.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	3.135	3.465	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	0	70	°C
C <sub>L</sub>	Load Capacitance	20	30	pF
C <sub>IN</sub>	Input Capacitance		7	pF

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>	For all pins except I <sup>2</sup> C		0.8	V
V <sub>ILiic</sub>	Input LOW Voltage	For I <sup>2</sup> C pins only		0.7	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[2]</sup>		2.0		V
I <sub>IL</sub>	Input LOW Current (BUF_IN input)	V <sub>IN</sub> = 0V	-10	10	μA
I <sub>IL</sub>	Input LOW Current (Except BUF_IN Pin)	V <sub>IN</sub> = 0V		100	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>DD</sub>	-10	10	μA
V <sub>OL</sub>	Output LOW Voltage <sup>[3]</sup>	I <sub>OL</sub> = 25 mA		0.4	V
V <sub>OH</sub>	Output HIGH Voltage <sup>[3]</sup>	I <sub>OH</sub> = -36 mA	2.4		V
I <sub>DD</sub>	Supply Current <sup>[3]</sup>	Unloaded outputs, 100 MHz		200	mA
I <sub>DD</sub>	Supply Current	Loaded outputs, 100 MHz		360	mA
I <sub>DD</sub>	Supply Current <sup>[3]</sup>	Unloaded outputs, 66.67 MHz		150	mA
I <sub>DD</sub>	Supply Current	Loaded outputs, 66.67 MHz		230	mA
I <sub>DDS</sub>	Supply Current	BUF_IN = V <sub>DD</sub> or V <sub>SS</sub> , all other inputs at V <sub>DD</sub>		500	μA

## Switching Characteristics<sup>[4]</sup>


Parameter	Name	Test Conditions	Min.	Typ.	Max.	Unit
	Maximum Operating Frequency				100	MHz
	Duty Cycle <sup>[3,5]</sup> = t <sub>2</sub> ÷ t <sub>1</sub>	Measured at 1.5V	45.0	50.0	55.0	%
t <sub>3</sub>	Rising Edge Rate <sup>[3]</sup>	Measured between 0.4V and 2.4V	0.9	1.5	4.0	V/ns
t <sub>4</sub>	Falling Edge Rate <sup>[3]</sup>	Measured between 2.4V and 0.4V	0.9	1.5	4.0	V/ns
t <sub>5</sub>	Output to Output Skew <sup>[3]</sup>	All outputs equally loaded		150	200	ps
t <sub>6</sub>	SDRAM Buffer LH Prop. Delay <sup>[3]</sup>	Input edge greater than 1V/ns	1.0	3.5	5.0	ns
t <sub>7</sub>	SDRAM Buffer HL Prop. Delay <sup>[3]</sup>	Input edge greater than 1V/ns	1.0	3.5	5.0	ns
t <sub>8</sub>	SDRAM Buffer Enable Delay <sup>[3]</sup>	Input edge greater than 1V/ns	1.0	5	12	ns
t <sub>9</sub>	SDRAM Buffer Disable Delay <sup>[3]</sup>	Input edge greater than 1V/ns	1.0	20	30	ns

### Notes:


2. BUF\_IN input has a threshold voltage of V<sub>DD</sub>/2.
3. Parameter is guaranteed by design and characterization. Not 100% tested in production.
4. All parameters specified with loaded outputs.
5. Duty cycle of input clock is 50%. Rising and falling edge rate is greater than 1V/ns.

## Switching Waveforms


### Duty Cycle Timing




### All Outputs Rise/Fall Time




### Output-Output Skew




### SDRAM Buffer LH and HL Propagation Delay




### SDRAM Buffer Enable and Disable Times



### Test Circuit



### Application Circuit



C<sub>d</sub> = DECOUPLING CAPACITOR

C<sub>t</sub> = OPTIONAL EMI-REDUCING CAPACITORS

R<sub>s</sub> = SERIES TERMINATING RESISTORS

## Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
CY2318ANZPVC-1	O48	48-pin SSOP	Commercial
CY2318NZPVC-1	O48	48-pin SSOP	Commercial

Document #: 38-00608-D

## Package Diagram

**48-Lead Shrunk Small Outline Package O48**

