# SIXTEEN (16) SYNCHRO/RESOLVER-to-DIGITAL <br> TWO-SPEED or SINGLE-SPEED or COMBINATION ( PROGRAMMABLE) ON-BOARD PROGRAMMABLE REFERENCE SUPPLY <br> TO COMMERCIAL OR MILITARY SPECIFICATIONS 

- 16-bit resolution (optional 24 bits combined)
- $\pm 1$ arc-minute accuracy
- Continuous background BIT testing with Reference and Signal loss detection
- Self-calibrating. Does not require removal for calibration
- 50 Hz to 10 kHz operation
- Tracking rate to 150 RPS
- 16, 12, 8, 4 and 2-channel versions available
- Programmable 2-speed ratios: 2 to 255
- Power-On Self-Test (POST)
- Accurate Digital Velocity outputs
- Optional programmable encoder (A \& B) plus index outputs
- Optional equivalent Hall Effect (A, B, C) commutation outputs
- Optional on-board programmable reference supply
- Watchdog timer and soft reset
- Angle change alert
- Transformer isolated
- Synthetic reference compensates for $\pm 60^{\circ}$ phase shift
- Optional conduction cooling with wedgelocks
- I/O via front panel, P2 or both
- Latch feature
- No adjustments or trimming required
- Part number, S/N, Date Code and Revision in permanent memory


## DESCRIPTION:

This high density intelligent DSP-based card incorporates up to sixteen (16) single-speed or eight (8) two-speed transformer isolated Synchro/Resolver-to-Digital tracking converters with extensive diagnostics, digital velocity outputs, angle change alert, and optional programmable reference supply. Any combination of two-speed and single-speed channels can be field programmed to any ratio between 2 and 255 . Each channel also produces differential (A \& B) incremental encoder outputs (with programmable resolution) and a zero degree marker pulse. Alternatively, commutation outputs are available for 4 , 6 , or 8 pole brushless DC motors that eliminate the need for Hall Effect sensors on the motor, thus eliminating processor time and reducing bus traffic. For 2-speed usage, ambiguity circuits maintain monotonic outputs by compensating for misalignment between the Coarse and Fine Synchros. However, the processor will set a flag when it senses that the maximum allowable misalignment of $90^{\circ} /$ gear ratio is exceeded.
This card, even when large accelerations are encountered, never looses tracking, because it incorporates the unique capability to automatically shift to higher bandwidths. The shifting is smooth and continuous with no glitches. Tracking rates are only limited to bandwidth restrictions, up to 150 RPS, at 16 -bit resolution. The LATCH feature permits the user to read all channels at the same time. Reading will unlatch that channel. The angle alert monitors each channel for the programmed angle difference and sets an interrupt as soon as that threshold is reached. Thus, no polling of the angle registers is required until an angle has reached the specified difference. The use of Type II servo loop processing techniques enables tracking, at full accuracy, up to the specified rate. A step input will not cause any hang-up condition. Intermediate transparent latches, on all angle and velocity outputs, assure that valid data is always available without interrupts or waiting time. Our synthetic reference compensates for $\pm 60^{\circ}$ phase shifts, thus eliminating the need for individual compensation networks. Each channel can be specified for a different voltage or frequency. A watchdog timer is provided to monitor the processor. Part number, S/N, Date Code and Revision are stored in permanent memory.
This board can operate over a "C" or "M" operating temperature range (see part number). The " C " version $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) uses standard high quality commercial semiconductors. The "M" version ( $-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ), used for severe environmental conditions, uses high quality extended temperature semiconductors. Conduction cooling, using a thermal plane and wedge locks, can be specified in the part number.

This board incorporates major diagnostics that offer substantial improvements to system reliability, because the user is alerted to channel malfunction. This approach reduces bus traffic, because the Status Registers need not be constantly polled. Three different tests, one on-line and two off-line, can be selected:
The (D2) Test initiates automatic background BIT testing. Each channel is checked every $5^{\circ}$ to a testing accuracy of $0.05^{\circ}$ and each Signal and Reference is always monitored. Any failure triggers an Interrupt (if enabled) and the results are available in Status Registers. The testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of the card, and can be enabled or disabled via the bus.
The (D3) Test initiates a BIT test that disconnects all channels from the outside world and connects them across an internal stimulus that generates and tests 72 different angles to a test accuracy of $0.05^{\circ}$. Results can be read from registers and external reference is not required. Any failure triggers an Interrupt (if enabled). The testing requires no external programming, and can be initiated or stopped via the bus.
The (DO) Test is used to check the card and the VME interface. All channels are disconnected from the outside world, allowing the user to write any number of input angles to the card and then to read the data from the interface. External reference is not required.

Power-On Self-Test (POST): When enabled and saved, POST will initiate the D3 Test upon power-on.

## SPECIFICATIONS:

Resolution:
Accuracy:
$\pm 1$ arc-minute divided by the gear ratio for two-speed inputs
VME Data transfer:
Tracking Rate:
Bandwidth:
Input format:
Gear ratio:
Input voltage:
Input Impedance:
Reference:
Reference Zin
Frequency:
Encoder outputs:

Commutation outputs:
Angle change alert:

Phase shift:
Velocity, Digital:
Wrap around Self Test:
Interrupts:
Power:
Temperature, operating:
Storage temperature:
Conformal coating:
Burn-in:
Size:
Weight:
Data transfers within 200 ns. speed configuration customized
Synchro or Resolver, (see part number)
Each channel pair is programmable from 2 to 255
Resolver and Synchro are Transformer isolated
$40 \mathrm{k} \Omega \mathrm{min}$. up to $28 \mathrm{VL}-\mathrm{L}, 100 \mathrm{k} \Omega \mathrm{min}$. at $90 \mathrm{VL}-\mathrm{L}$
2-28 Vrms, Autoranging or 115 Vrms . Transformer isolated.
$100 \mathrm{k} \Omega$ min.
50 Hz to 10 kHz (see part number) degrees. transducer excitation and output up to $\pm 60^{\circ}$. further described in the Programming Instructions.
+5 VDC: 0.350 A for 16 channels;
$\pm 12$ VDC: 0.08 A without Reference; . 600 A with 5 VA out.
18.5 RPS max. at 60 Hz ; 150 RPS max. above 400 Hz . Referred to Fine input in a two-

Normal is 10 Hz at $60 \mathrm{~Hz} ; 40 \mathrm{~Hz}$ at 400 Hz , and 100 Hz above 1 kHz . Can be readily

Resolver: 2-28 VL-L Autoranging, 90 VL-L; Synchro: 11.8 VL-L, 90 VL-L

Either 12,13,14,15, or 16 -bit resolution, (field programmable) and Index marker. 12-bit resolution is equivalent to 1,024 cycles ( 4,096 transitions) etc. Differential outputs. The encoder resolution is fixed and does not change with speed. (Optional, see P/N).
Equivalent to the A, B, C outputs from Hall Effect Sensors for 4,6 or 8 pole motors
Each channel can be set to a different angle differential. When that differential is exceeded, an interrupt (if enabled) is triggered. Default: "Ch. Disabled".
$\mathrm{MSB}=180^{\circ}$; Min. differential is $0.05^{\circ}$. Max differential that can be programmed is 179.9
The synthetic reference circuit automatically compensates for phase shifts between the
16-bit resolution; Linearity: $0.1 \%$. Scalable to $0.1 \%$ sec resolution.
The three different powerful test methods are detailed in the Description section and
One Interrupt capability is implemented. One of seven priority lines can be specified.

Apex Signal, A Division of NAI, Inc.
170 Wilbur Place, Bohemia, NY, 11716,USA
631.567.1100/631.567.1823(fax) www.naii.com / e-mail:sales@naii.com

2-05-01 Code:OVGU1

S 64 SD1 A001 REV A 1.4
Page 2 of 9

REFERENCE:
Voltage:
Frequency:
Regulation:
Output power:

Optional. (see part number).
$2.0-28 \mathrm{Vrms}$ programmable (resolution 0.1 Vrms ) or 115 Vrms fixed. Accuracy $\pm 2 \%$.
360 Hz to $10 \mathrm{kHz} \pm 1 \%$ with 1 Hz resolution.
$10 \%$ max. No load to full load.
5 VA max. at $40^{\circ}$ min. inductive.

## PROGRAMMING INSTRUCTIONS:

This card offers many options. Any option that is not required may be ignored. For ease of use, all channels are referred to as 1 to 16. For two-speed applications, we generally refer to Coarse and Fine inputs. Therefore, channel 1 becomes 1 Coarse, channel 2 becomes 1 Fine, channel 3 becomes 2 Coarse, etc.

## I/O CONFIGURATION:

The VMEbus interface will respond to A32:D16, A24:D16 and A16:D16 DTB cycles.
A32 mode: Unit responds to address modifiers $0 \mathrm{~A}, \mathrm{OD}, \mathrm{OE}$ and 09 . Base address can be set anywhere in the 4 Gigabyte address space on 256 byte boundaries (Standard), or 512 byte boundaries, when offset addresses above 100 are enabled.
A24 mode: Responds to address modifiers 3A, 3D, 3E and 39. Base address can be set anywhere in the 16 Megabyte address space on 256 byte boundaries (Standard), or 512 byte boundaries, when offset addresses above 100 are enabled
A16 mode: Responds to address modifiers 2A, 2D, 2E and 29. Base address can be set anywhere in the 64 K byte address space on 256 byte boundaries (Standard), or 512 byte boundaries, when offset addresses above 100 are enabled.
Note: Address switch A8 must be set to "ON" (logic 0 ) for 512 byte boundaries.

ADDRESS $=$ BASE + OFFSET

| 00 | Ch. 1 | read | 44 | Rev level | read | 88 | Angle $\triangle$ Ch. 11 | read/write | CC | ( $A \& B$ ) or $A, B, C$, | Ch. 11 | ad/write |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 02 | Ch. 2 ( Hi ) | read | 46 | Status, Test, | read | 8A | Angle $\triangle$ Ch. 12 | read/write | CE | ( $A \& B$ ) or $A, B, C$, | Ch. 12 | read/write |
| 04 | Ch. 3 | read | 48 | Active channels, | read/write | 8C | Angle $\triangle$ Ch. 13 | read/write | D0 | ( $A \& B$ ) or $A, B, C$, | Ch. 13 | read/write |
| 06 | Ch. 4 ( Hi ) | read | 4A | Save | read/write | BE | Angle $\triangle$ Ch. 14 | read/write | D2 | (A\&B) or $A, B, C$, | Ch. 14 | ad/write |
| 08 | Ch. 5 | read | 4 C | Test (D2) verify | read/write | 90 | Angle $\triangle$ Ch. 15 | read/write | D4 | $(A \& B)$ or $A, B, C$, | Ch. 15 | read/write |
| 0 A | Ch. 6 ( Hi ) | read | 4E | Interrupt priority | read/write | 92 | Angle $\triangle$ Ch. 16 | read/write | D6 | $(A \& B)$ or $A, B, C$, | Ch. 16 | read/write |
| 00 | Test | $\mathrm{read} / \mathrm{write}$ | 50 | Interrupt vector 1 | read/write | 94 | Angle $\Delta$ initiate | read/write | D8 | Velocity, scale | Ch. 1 | ead/write |
| 0 | Status, Sig | g. read | 52 | Interrupt vector? | $\mathrm{read} / \mathrm{write}$ | 96 | Angle change alert | read | DA | Velocity, scale | Ch. 2 | $\mathrm{read} / \mathrm{write}$ |
| 10 | Ch. 7 | read | 54 | Ratio Ch 2/ Ch 1 | $\mathrm{read} / \mathrm{write}$ | 98. | (A \& B ) res. Ch. 1 | read/write | DC | Velocity, scale | Ch. 3 | read/write |
| 12 | Ch. 8 ( H H ) | read | 56 | Ratio Ch 4/ Ch 3 | read/write | 9A | (A \& B ) res. Ch. 2 | read/write | DE | Velocity, scale | Ch. 4 | ad/write |
| 14 | Latch | write | 58 | Ratio Ch 6/Ch 5 | $\mathrm{read} / \mathrm{write}$ | 9 C | ( \& \& B ) res. Ch. 3 | $\mathrm{read} / \mathrm{write}$ | E0 | Velocity, scale | Ch. 5 | read/write |
| 16 | Ch. 9 | read | 5A, | Ratio Ch $8 / \mathrm{Ch} 7$ | $\mathrm{read} / \mathrm{write}$ | 9E | (A \& B ) res. Ch. 4 | read/write | E2 | Velocity, scale | Ch. 6 | read/write |
| 18 | Ch. 10 ( H ) | read | 5C | Ratio Ch 10/ Ch 9 | read/write | A0 | (A \& B B res. Ch. 5 | read/write | E4 | Velocity, scale | Ch. 7 | ad/write |
| 1 A | Status, Re | ef read | 5E | Ratio Ch 12/Ch 1 | $1 \mathrm{read} / \mathrm{write}$ | A2 | ( \& \& B ) res. Ch. 6 | read/write | E6 | Velocity, scale | Ch. 8 | read/write |
| 1 C | Vel. 1 | read | 60 | Ratio Ch 14/ Ch 1 | $3 \mathrm{read} / \mathrm{write}$ | A4 | ( A \& B) res. Ch. 7 | read/write | E8 | Velocity, scale | Ch. 9 | read/write |
| 1 E | Vel. 2 | read | 62 | Ratio Ch 16/ Ch | $5 \mathrm{read} / \mathrm{write}$ | A6 | (A \& B ) res. Ch. 8 | read/write | EA | Velocity, scale | Ch. 10 | read/write |
| 20 | Vel. 3 | read | 64 | Ch. 13 | read | A8 | (A\&B) res. Ch. 9 | read/write | EC | Velocity, scale | Ch. 11 | read/write |
| 22 | Vel. 4 | read | 66 | Ch. 14 (Hi) | read | AA | (A \& B ) res. Ch. 10 | ad/wri | EE | Velocity, scale | Ch. 12 | read/write |
| 24 | Vel. 5 | read | 68 | Ch. 15 | read | ${ }^{\text {AC }}$ | (A \& B ) res. Ch. 11 | read/write | F0 | Velocity, scale | Ch. 13 | read/write |
| 26 | Vel. 6 | read | 6A | Ch. 16 (Hi) | read | AE | ( $A \& B$ ) res. Ch. 12 | read/write | F2 | Velocity, scale | Ch. 14 | read/write |
| 28 | Vel. 7 | read | 6C | Vel. 13 | read | B0 | ( \& \& B ) res. Ch. 13 | read/writ | F4 | Velocity, scale | Ch. 15 | ead/write |
| 2 A | Vel. 8 | read | 6 E | Vel. 14 | read | B2 | (A\&B) res. Ch. 14 | read/writ | F6 | Velocity, scale | Ch. 16 | read/write |
| 2 C | Vel. 9 | read | 70 | Vel. 15 | read | B4 | ( $A \& B$ ) res. Ch. 15 | $\mathrm{read} / \mathrm{write}$ | F8 | (POST) test enab |  | read/write |
| 2 L | Vel. 10 | read | 72 | Vel. 16 | read | B6 | ( $A \& B$ ) res. Ch. 16 | read/write | FA | Two speed lock lo |  | read |
| 30 | Vel. 11 | read | 74 | Angle $\triangle$ Ch. 1 | read/write | B8 | (A\&B) or A, B, C, Ch. 1 | read/write | FC | Watchdog timer |  | ad/write |
| 32 | Vel. 12 | read | 76 | Angle $\triangle$ Ch. 2 | read/write | BA | ( $A \& B$ ) or $A, B, C, C$, 2 | read/write | FE | Soft reset |  | write |
| 34 | Test $<$ | write | 78 | Angle $\triangle$ Ch. 3 | read/write | BC | $(\mathrm{A} \& \mathrm{~B})$ or $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{Ch} .3$ | read/write | 102 | Ch. 2 (LO) - |  | read |
| 36 | Ch. 11 | read | 7A | Angle $\triangle$ Ch. 4 | $\mathrm{read} / \mathrm{write}$ | BE | (A\&B) or A, B, C, Ch. 4 | $\mathrm{read} / \mathrm{write}$ | 104 | Ch. 4 (LO) |  | ead |
| 38 | Ch. 12 (Hi) | read | 7 C | Anale $\triangle$ Ch. 5 | read/write | C0 | ( $A \& B$ ) or A, B, C, Ch. 5 | read/write | 106 | Ch. 6 (LO) |  | read |
| 3 A | Freq. $\quad$ r | read/write | 7E | Angle $\triangle$ Ch. 6 | read/write | C2 | (A\&B) or A, B, C, Ch. 6 | read/write | 108 | Ch. 8 (Lo) |  | read |
| 3 C |  | read/write | 80 | Angle $\triangle$ Ch. 7 | read/write | C4 | (A\&B) or A, B, C, Ch. 7 | read/write | 10A | Ch. 10 (Lo) |  | read |
| 3 E | Part \# | read | 82 | Anale $\triangle$ Ch 8 | read/write | C6 | ( $A \& B$ ) or A, B, C, Ch. 8 | read/write | 100 | Ch. 12 (LO) |  | read |
| 40 | Serial \# | read | 84 | Angle $\triangle$ Ch. 9 | read/write | C8 | (A\&B) or A, B, C, Ch. 9 | read/write | 10E | Ch. 14 (Lo) |  | read |
| 42 | Date code | read | 86 | Angle $\triangle$ Ch. 10 | read/write |  | (A\&B) or $A, B, C, C h .10$ | read/write | 110 | Ch. 16 (LO) ${ }^{\text {c }}$ |  | read |

## . Optional registers for 2-speed, extended resolution. (see Part Number)

|  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data ${ }^{\circ}$ (Hi) | 180 | 90 | 45 | 22.5 | 11.25 | 5.625 | 2.813 | 1.406 | 703 | 352 | 176 | 088 | . 044 | 022 | 011 | 0055 |
| Data (lon) | 00274 | 000137 | 100068 | 00034 | 00017 | . 000008 | . 00004 | 00002 | X | X | X | X | X | $\times$ | $\times$ | X |
| Test Enable | $\times$ | $\times$ | $\times$ | X | $\times$ | X | $\times$ | X | X | $\times$ | X | X | D3 | D2 | $\times$ | D1 |
| Status, Test | Ch. 1 | Ch.2 | Ch. 3 | Ch. 4 | Ch. 5 | Ch. 6 | Ch. 7 | Ch. 8 | Ch. 9 | Ch. 10 | Ch. 11 | Ch. 12 | Ch. 13 | Ch. 14 | Ch. 15 | Ch. 16 |
| Status. Reference | Ch. 1 | Ch. 2 | Ch. 3 | Ch. 4 | Ch. 5 | Ch. 6 | Ch. 7 | Ch. 8 | Ch. 9 | Ch. 10 | Ch. 11 | Ch. 12 | Ch. 13. | Ch. 14 | Ch. 15 | Ch. 16 |
| Status, Sianal | Ch. 1 | Ch. 2 | Ch. 3 | Ch. 4 | Ch. 5 | Ch. 6 | Ch. 7 | Ch. 8 | Ch. 9 | Ch. 10 | Ch. 11 | Ch. 12 | Ch. 13. | Ch. 14 | Ch. 15 | Ch. 16 |
| Anale chanae alert | Ch. 1 | Ch. 2 | Ch. 3 | Ch. 4 | Ch. 5 | Ch. 6 | Ch. 7 | Ch. 8 | Ch. 9 | Ch. 10 | Ch. 11 | Ch. 12 | Ch. 13 | Ch. 14 | Ch. 15 | Ch. 16 |
| Active channels | Ch. 1 | Ch. 2 | Ch. 3 | Ch. 4 | Ch. 5 | Ch. 6 | Ch. 7 | Ch. 8 | Ch. 9 | Ch. 10 | Ch. 11 | Ch. 12 | Ch. 13 | Ch. 14 | Ch. 15 | Ch. 16 |
| Two-speed lock | X | Ch1/2 | $\times$ | Ch3/4 | X | Ch5/6 | $\times$ | Ch7/8 | X | 9/10 | x | 11/12 | $\times$ | 13/14 | X | 15/16 |
| (A \& B ) resolution | X | $\times$ | X | $\times$ | $\times$ | $\times$ | X | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | X | D2 | D1 | DO |
| Commutation outputs |  |  |  |  |  |  |  |  |  |  |  | 4 | 16 bit | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  | 6 | 15 bit | 0 | 0 | 1 |
|  |  |  |  |  |  |  |  |  |  |  |  | 8 | 14 bit | 0 | 1 | 0 |
| Encoder outputs |  |  |  |  |  |  |  |  |  |  |  |  | 13 bit | 0 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  |  |  |  | 12 bit | 1 | 0 | 0 |

Apex Signal, A Division of NAI, Inc. 170 Wilbur Place, Bohemia, NY, 11716,USA
631.567.1100/631.567.1823(fax) www.naii.com / e-mail:sales@naii.com

2-05-01
Code:OVGU1

S 64 SD1 A001 REV A 1.4
Page 4 of 9

At Power-ON or System Reset, all parameters are restored to last saved setup and, if POST is enabled, a D3 Test is initiated.
Enter Active Channels: Set the bit corresponding to each channel to be monitored during BIT testing in the Active Channel Register at 48 h . " 1 "=active; " 0 "=not used. Omitting this step will produce false alarms, because unused channels will set faults.
Save Setup: The current setup can be saved by writing 5555 h to the Save Register at 4 Ah. This location will automatically clear to 0000 h when the save is completed (within 5 seconds). When save is elected, all parameters are saved. However, any parameter can be changed at will. Saving is optional. If not saved, reenter parameters at each power up.
To restore factory shipped parameters, write AAAAh to the Save Register at 4Ah, followed by System Reset. Note: After a SAVE or RESTORE, poll 4Ah and do not perform any other operation until word is at " 0 ".
Read: For single-speed applications (Ratio=1), read individual channels: 1, 2, 3, 4 etc. For two-speed applications, read only channels ( $2,4,6,8$, etc.) for the combined output. For resolution up to 24 -bit, read Hi word, then Lo word. Hi word, when read, latches Lo word. 24 bit resolution, along with carrier frequency etc., will determine how many of the 16 channels are available...consult factory for specifics.
Latch: All channels may be latched by writing "1" to D1 of Latch Register at 14h. Reading channel will disengage latch for that channel.
Ratio: Enter the desired ratio, as a binary number, in the Ratio Register corresponding to the pair of channels to be used for a two-speed channel. Example: Single speed $=1 ; 36: 1=100100$.
Two-Speed Lock-Loss: When two Synchros are geared to each other, either electrically or mechanically, in order to achieve higher accuracy, the misalignment of the Coarse and Fine Synchros must not exceed $90^{\circ} /$ gear ratio or the digital angle output may not be valid. Should this problem occur, with a given channel pair, the corresponding bit in the Two-Speed Lock-Loss Register at FAh will be set to " 0 ".
Velocity Scale Factor: To scale the Max Velocity word for 150 RPS set Velocity Scale Factor = 4095 in HEX (max velocity word of 7FFFh being max. CW rotation, and 8000h being max. CCW rotation.
Scaling effects only the Velocity output word and not the dynamic performance.
Ex: To get max. velocity word @ 150 rps: $\quad 4095(150 / 150)=4095(0$ FFFh $)$ This is also the Factory setting.
To get max. velocity word @ 50 rps. $\quad 4095(150 / 50)=12,285(2 F F D h)$
To get max. velocity word @ 9.375rps. $4095(150 / 9.375)=65,520$ (FFFOh) This is also the lowest setting
Velocity Output: Read Velocity Registers of each channel as a 2's complement word, with 7FFFh being maximum CW rotation, and 8000h being maximum CCW rotation.

When max. velocity is set to 150 RPS, an actual speed of 10 RPS CW would be read as 0888 h . When max. velocity is set to 150 RPS, an actual speed of 10 RPS CCW would be read as F778h. When max. velocity is set to 50 RPS, an actual speed of 10 RPS CW would be read as 1999 h . When max. velocity is set to 50 RPS, an actual speed of 10 RPS CCW would be read as E667h.
To convert a velocity word (for example E667h) into RPS: If maximum velocity, set to 50 RPS, then RPS $=50 \times$ E667h $/ 32,768=50 \times-6,553 / 32,768=-10$ RPS
Power-On Self-Test (POST): Will initiate the D3 Test upon power-on, if POST is enabled and saved. Enable by writing "1" to POST Register at F8h. Disable by writing "0" at F8h and then save setup.
D2 Test Enable: Writing "1" to D2 of Test Register at 0Ch initiates automatic background BIT testing that checks each channel every $5^{\circ}$ to a test accuracy of $0.05^{\circ}$ and monitors each Signal and Reference. An Interrupt (if enabled) will be set to indicate an accuracy problem or Signal or Reference loss and the results are available in Status Registers (Signal or Reference loss within 2 sec , accuracy within 45 sec ). A " 0 " deactivates this test. The testing is totally transparent to the user, requires no external programming, has no effect on the standard operation of this card and can be enabled or disabled. Card will (every 30 seconds) write 55 h at address 4 Ch when D2 is enabled. User can periodically clear to 0000h and then read 4Ch again, after 30 seconds, to verify that background BIT testing is activated.

D3 Test Enable: Writing "1" to D3 of Test Register at 0Ch, initiates a BIT test that disconnects all channels from the outside world and connects them across an internal stimulus that generates and tests 72 different angles to a test accuracy of $0.05^{\circ}$. External reference is not required. Test cycle is completed within 45 seconds and results can be read from the Status Registers. D3 changes from " 1 " to " 0 " when test is complete. A failure will trigger an Interrupt (if enabled). The testing requires no external programming, and can be initiated by writing "1" at D3 or terminated by writing "0" at D3.

DO Test Enable: Checks card and VME interface. Writing "1" to D0 of Test Register at 0Ch disconnects all channels from the outside world, enabling user to write any number of angles to the card at 34h. Data is then read from the VME interface (after writing, allow 400 ms before reading). Test accuracy to be $<.05^{\circ}$. Disable by setting D0 to " 0 ". Upon writing " 1 ", the default test angle of D0 is $30^{\circ}$. External reference is not required. (ex. $330^{\circ}=1110101010101011$ ).
Status, Test: Check the corresponding bit of the Test Status Register at 46h, for status of BIT testing for each active channel. A "1" means Accuracy OK; "0" means failed. (test cycle takes 45 seconds for accuracy error).
Status, Ref: Check the corresponding bit of the Ref Status Register at 1Ah, for status of the reference input for each active channel. A " 1 " $=$ Ref. ON, " 0 " = Ref. Loss. (Reference loss is detected after 2 seconds).
Status, Sig: Check the corresponding bit of the Sig Status Register at 0Eh, for status of the input signals for each active channel. A "1" = Signal ON, "0" = Signal loss. (Signal loss is detected after 2 seconds).
Interrupt: Enter requirements into 4Eh as an 8-bit binary number. $0=$ no interrupt; 1-7 indicates priority levels.
Any error will latch Status Register and trigger an Interrupt. When Interrupt is acknowledged, additional errors will set another Interrupt. Reading will unlatch registers. Now, let us consider what happens when a status bit changes before registers are read. For example, if a reference loss was detected and latched into registers and subsequent scans find that the reference was reconnected, then this status change will be held in background until registers are read. Within 250 ms registers will be updated with the background data. Allow 250 ms to scan all channels.
Interrupt Vector 1: Write 8-bit word ( $0-255$ ). Used for failure reports.
Interrupt Vector 2: Write 8 -bit word (0-255). Used for angle change alert reports.
Angle Change Alert: Write a 16 -bit word to each channel, to represent the minimum differential required. $\mathrm{MSB}=180^{\circ}$; minimum differential is $0.05^{\circ}$. Setting to zero disables the Angle Change Alert for a given channel. Initiate monitoring by writing " 1 " to Angle Change Initiate Register at 94 h . When that differential is exceeded, on any monitored channel, an interrupt is generated. Read Angle Change Alert Flag Register at 96 h for status of each channel ("0" = no change, "1" = change)
Soft Reset: (Level sensitive): Writing a " 1 " to FEh initiates and holds software in reset state. Then, writing " 0 " initiates reboot (takes 400 ms ). Status Registers cleared; Watchdog Timer functional; Failure bit at "0"; Saved parameters remain saved; Angle outputs held at last update; Interrupts disabled.
Watchdog Timer: This feature monitors the Watchdog Timer Register (FCh). When it detects that a code has been received, that code will be inverted within $100 \mu \mathrm{Sec}$. The inverted code stays in the register until replaced by a new code. User, after $100 \mu \mathrm{Sec}$, should look for the inverted code to confirm that the processor is operating.
Optional Reference Supply: For frequency, write a 16-bit word (Ex: $400 \mathrm{~Hz}=110010000$ ) to address 3A. For voltage, write a word (Ex: $26.1 \mathrm{Vrms}=10000$ 0101) with $\mathrm{LSB}=0.1 \mathrm{Vrms}$, to address 3C. It is recommended that user program the required frequency before setting the output voltage.
Optional (A\&B) Encoder Resolution: Enter required resolution, for each channel, per above table. Can be changed on the fly. Also set corresponding [(A\&B) or A, B, C] register to "0". Encoder/Commutation outputs are optional, see part ordering information. Default is 12-bit encoder mode.
Optional Commutation Outputs (A,B,C): Set channels that should produce commutation outputs to " 1 " in the appropriate $[(A \& B)$ or $A, B, C]$ register. Then, set the required motor poles (per above table) in the equivalent (A\&B) resolution registers. Encoder/Commutation outputs are optional, see part ordering information.
Serial Number: At 40h, is read as a 16 -bit binary word.
Date Code: Read as a decimal number at 42h. The four digits represent YYWW (Year,Year,Week.Week)

631.567.1100/631.567.1823(fax) www.naii.com / e-mail:sales@naii.com

2-05-01
S 64 SD1 A001 REV A 1.4
Code:OVGU1

Example

| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DSP $\operatorname{Rev}$ | 1.1 |  |  | FPGA | Rev 3 |  |  | PC Rev | 1 |  |  |  |  |  |  |

## Front panel Connectors:

J1: DC37P; Mate: DC37S (not supplied)

| S1 Ch..... 1 | 15 S4 Ch. 2 | 28 S1 Ch. 4 | 6 6 |
| :---: | :---: | :---: | :---: |
|  | 32 BHi Ch. 2 | 27.153 | 23 RHi.... |
| S2 .......h.. | 14 RLo Ch . 2 |  | 5 R |
| 18 S4 $4 . . . \mathrm{Ch} .1$ | 31.51 | 9 9 S4 Ch.... 4. | 22:S1...... Ch |
| RHi. Ch. 1 | 30.53 Ch 3 | 26 RHi. Ch 4. | $21: 53$ Ch 6 |
| RLon....nh. 1 | 13.15 | 8 8, RLo Ch . 4. | 4 S S |
| $34.151 . . . . \mathrm{Ch}$. $2 .$. | 12 ES4......Ch. 3 | 25 :S $1 . . . . . \mathrm{Ch} .5$. | 3 3. ${ }^{\text {S }}$ 4...... Ch. $6 .$. |
| 33 S3 Ch. 2 | 29.8 BHi Ch 3 | 24.53 | 20:RHi Ch 6 |
| 16 S2 Ch. 2 | 11 RRLo Ch 3 | 7 ....S2 ${ }^{\text {S }}$ Ch.... 5 | 2 RLo Ch 6 |
|  |  |  |  |

J2: DC37P; Mate: DC37S (not supplied)

| 7 S1 Ch. 7 | 15 | S4 | 28 | S11.......Ch. 10 | 6 S4 $4 . . . . .$. Ch. 11 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 36, 83 | 32 |  | 27. | S3 $3 . . . . . . . \mathrm{Ch} .10$ | $23 . \mathrm{RHi}$ |
| 1.19 S2 Ch. 7 | 14. | RLo | 10 | S2.........nh. 10 | 5 RLo.......nh. 11 |
| 1.18 S4 Ch 7 | 31. | S1........Ch 9. | 9 | S4 | 22:S1.......... 12 |
| 35 RHi | 30. | S3 | 26. | RHi | 21 S3 |
| .17 RLo Ch 7 | 13 | S2 .............. | 8 | RLo | 4. |
| 34 S1. Ch. 8 | 12. | S4..........n. ${ }^{\text {. }}$. | 25 | S1...........n. 11. | 3 3. S 4.......... Ch 12 |
| 33 S3 Ch 8 | 29 | RHi Ch..... ${ }^{\text {Ch } 9 .}$ | 24. | S3 3 Ch. 11 | 20 RHi RH Ch. 12 |
| 1.16 S2 Ch 8 | 11 | RLo | 7. | S2 Ch. 11 | 2 RRLo Ch .12 |
|  |  |  |  |  | 1 Chassis |

J3: DB25P; Mate: DB25S

| Pin |  | Pin |  | Pin |  | Pin |  | Pin |  | Pin |  | Pin |  | Pin |  | Pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | S1 Ch. 13 | 14 | S4 Ch. 13 | 4 | S1 Ch. 14 | 17 | S4 Ch. 14 | 7 | S1 Ch. 15 | 20 | S4 Ch. 15 | 10 | S1 Ch. 16 | 23 | S4 Ch. 16 |  | Chassis |
| 2 | S3 Ch. 13 | 15 | RHi Ch. 13 | 5 | S3 Ch 14 | 18 | RHi Ch. 14 | 8 | S3 Ch. 15 | 21 | RHi Ch. 15 | 11 | S3 Ch. 16 | 24 | RHi Ch. 16 |  |  |
| 3 | S2 Ch. 13 | 16 | RLo Ch. 13 | 6 | S2 Ch. 14 | 19 | RLo Ch. 14 | 9 | S2 Ch. 15 | 22 | RLoCh. 15 | 12 | S2 Ch. 16 |  | RLo Ch. 16 |  |  |

P2 Connector: Uses a 5 row 160 pin connector

| Pin | Designation | Pin | Designation | Pin | Designation | Pin | Designation | Pin | Designation | Pin | Designation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 18c | S1 Ch. 1 | 30a | RLo Ch. 3 | 21a | RHi Ch. 6 | 4c | S4 Ch. 9 | 11d | S2 Ch. 12 | 28d | S3 Ch. 15 |
| 22 c | S3 Ch. 1 | 18a | S1 Ch. 4 | 23a | RLo Ch. 6 | 1a | RHi Ch. 9 | 12d | S4 Ch. 12 | 29d | S2 Ch. 15 |
| 20 c | S2 Ch. 1 | 22a | S3 Ch. 4 | 11a | S1 Ch. 7 | 2a | RLo Ch. 9 | 13d | RHi Ch. 12 | 30d | S4 Ch. 15 |
| 24 C | S4 Ch. 1 | 20a | S2 Ch. 4 | 15a | S3 Ch. 7 | 5 c | S1 Ch. 10 | 14 d | RLO Ch. 12 | $5 z$ | RHi Ch. 15 |
| 29 c | RHi Ch .1 | 24 a | S4 Ch. 4 | 13a | S2 Ch. 7 | 6 c | S3 Ch. 10 | 15d | S1 Ch. 13 | 72 | RLo Ch 15 |
| 27 C | RLo Ch. 1 | 27a | RHi Ch. 4 | 17a | S4 Ch. 7 | 7 C | S2 Ch. 10 | 16 d | S3 Ch. 13 | 92 | S11 Ch. 16 |
| 10c | S1 Ch. 2 | 29a | RLo Ch. 4 | 8a | RHi Ch. 7 | 8c | S4 Ch. 10 | 17d | S2 Ch. 13 | 11z | S3 Ch. 16 |
| 14 c | S3 Ch. 2 | 10a | S1 Ch. 5 | 9 a | RLo Ch. 7 | 3а | RHi Ch. 10 | 18d | S4 Ch. 13 | $13 z$ | S2 Ch. 16 |
| 12 c | S2 Ch. 2 | 14 a | S3 Ch. 5 | 11c | S1 Ch. 8 | 4 a | RLo Ch. 10 | 19d | RHi Ch. 13 | $15 z$ | S4 Ch. 16 |
| 16 C | S4 Ch. 2 | 12 a | S2 | $1{ }^{15}$ | S3 Ch. 8 | 3d | S11....... ${ }^{\text {Ch }}$ | 20d | RLO Ch. 13 | 17 L | RHi ${ }^{\text {R }}$ |
| 30 c | RHi Ch. 2 | 16 a | S4 Ch. 5 | 13 c | S2 Ch . 8 | 4d | S3 Ch. 11 | 21d | S1 Ch. 14 | 19z | RLo Co....... 16 |
| 28 C | RLo Ch. 2 | 21 c | RHi Ch. 5 | 17 c | S4 Ch. 8 | 5d | S2 Ch. 11 | 22d | S3 Ch. 14 | 19a | Int. Ref. Output Hi |
| 25 c | S1 Ch. 3 | 23c | RLo Ch. 5 | 6 a | RHi Ch. 8 | 6d | S4 Ch. 11 | 23d | S2 Ch. 14 | 19 c | Int. Ref. Output Lo |
| 32 C | S3 Ch. 3 | 25a | S1 Ch. 6 | 7a | RLo Ch. 8 | 7d | RHi Ch. 11 | 24d | S4 Ch. 14 |  |  |
| 26 c | S2 Ch. 3 | 32a | S3 Ch. 6 | 1 c | S1 Ch. 9 | 8d | RLO Ch. 11 | 25d | RHi Ch .14 |  |  |
| 31 C | S4 Ch. 3 | 26a | S2 Ch. 6 | 2c | S3 Ch. 9 | 9d | S1 Ch. 12 | 26d | RLo Ch. 14 |  |  |
| 28 a | RHi Ch .3 | 31 a | S4 Ch. 6 | 3 C | S2 Ch. 9 | 10 d | S3 Ch. 12 | 27 d | S1 Ch |  |  |

S4 pins are used only with Resolvers. Do not connect to any undesignated pins.

## NOTE: P2 is always active

## P0 Connector: Only supplied when (A \& B) outputs are specified

| 1 l | Ch.1AHi | 4b | Ch. 3 Index Hi | 7a | Ch.68. Hi | .10d | Ch.9A.Hi | 13 c | Ch. 11. | 17e | Ch.148. Hi |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 d | Ch.1AL | ..4a | Ch. 3 Index L Io | 7 b . | Ch688. | 110 N | Ch9ALL | 14ac | Ch.11 Index | 17d | Ch.14BLin |
| 13 | Ch. 1 BHi | 4 d | Ch. 4 AH | 7 C | Ch 6 Index Hi | 1112 | Ch.983i | 14 n | Ch 12 AHi | 17a | Ch. 14 Index ${ }^{\text {Hi }}$ |
| 1 n | Ch. 1 B10 | 4 e | Ch.4ALo | 8 c | Ch 6 Index Lo | 111 d | Ch. 9 BLo | 14a | Ch.12ALo | 17b | Ch. 14 Index Lo |
| 1 c | Ch. 1 Index Hi | 5 e | Ch. 4.8 BHi | 8 Bb | Ch.7AHi | 11 | Ch. 9 Index Hi | 14d | Ch. 12 Bm Hi | 17c. | Ch.15A. Hi |
| 2 c | Ch. 1 Index 10 | 5 d | Ch.48Lo | 8 Ba | Ch7ALO | .1112. | Ch9 9 Index L O | 1.14e. | Ch 12 Br Lo | 180 | Ch.15ALIn |
| 2 h . | Ch. 2 AHi | 5 5a | Ch. 4 Index Hi | 8 dd | Ch7BHi | 1112 | Ch 10 AHi | 15 e | Ch. 12 Index Hi | 186 | Ch. 15 BBH |
| $2 \mathrm{2a}$ | Ch2ALo | 5b | Ch. 4 Index Lo | 8 Be | Ch7BL0 | 12 c | Ch 10 AL O | 15d | Ch 12 Index Lo | 18 a | Ch.15BLO |
| 2d. | Ch.28. Hi | ...5c. | Ch.5AHi | 9 e | Ch. 7 Index Hi | .12b | Ch. 10 Bmi | 1.15a | Ch.13A ${ }^{\text {Hi}}$ | 18d | Ch. 15. Index Hi |
| 2 L | Ch2 2 BLO | 6\% 6 | Ch5ALO | 9d | Ch 7 Index L ? | 12 L . | Ch 10 BL - | 1.15n | Ch.13ALO | 189.... | Ch. 15. Index Lo |
| 3 C | Ch 2 Index Hi | 6b | Ch. 5 BHi | 9a | Ch 8 AH | 12d | Ch. 10 Index Hi. | 15 c | Ch. 13 BHi | 19e | Ch.16AHi |
| 3 da | Ch. 2 Index Lo | 6a | Ch.5BLO | 9 Sb | Ch8ALO | 122e | Ch. 10 In Index L O | 16c. | Ch. 13 BL - | 190 | Ch.16ALO |
| 3 3 | Ch. 3 ABH | $\underline{.6 d}$ | Ch. 5 Index Hi | 9c | Ch 88 BHi | 13 l | Ch.11A Ai | 160 | Ch. 13 3 Index Hi | 19a | Ch. 16 BBH |
| 3 b | Ch3ALO | 6. 6 | Ch. 5 Index L - | 10.. | Ch8B6Lo | 13d | Ch.11.ALo | 16a. | Ch 13. | 196. | Ch.16BLo |
| 3 c . | Ch3BHi | 7e | Ch6AHi | 10n | Ch: 8 Index Hi | 13 a | Ch. 11 BHi | 16d | Ch.14AHi | P2-17 | Ch. 16 In Index Hi |
| 4 4 | Ch3B60 | 7 da | Ch6ALo | 10a | Ch8Index L0 | 13 L | Ch.118 B Lo | 16e | Ch.14ALO | P2-3z | Ch 16 Index Lo |

NOTE: For commutation (A,B,C) outputs: A Hi becomes A, B Hi becomes B, and Index Hi becomes C.

Apex Signal, A Division of NAI, Inc. 170 Wilbur Place, Bohemia, NY, 11716,USA
631.567.1100/631.567.1823(fax) www.naii.com / e-mail:sales@naii.com

2-05-01 Code:OVGU

The board contains two green LED's (D8 \& D9) that are for factory use only. Both will be ON during normal operation. Miniature test connector, JP2 is used to download programming data and JP3 is a ground. Do not interface to these two connectors unless factory instructed to be used for field modification.

Resolver: 2-28 VL-L Autoranging, 90 VL-L Synchro: 11.8 VL-L, 90 VL-L

## Code Table

| Code | Input <br> $($ VL-L) | Ref <br> $($ Vrms $)$ | Frequency <br> $(\mathbf{H z})$ | Notes |
| :---: | :---: | :---: | ---: | :--- |
|  |  |  |  |  |
| 01 | 11.8 | 26 | 400 |  |
| 02 | 90 | 115 | 400 |  |
| 03 | 90 | 115 | $50 / 400$ |  |
| 04 | $2-26$ | $2-26$ | 400 |  |
| 05 | $2-26$ | $2-26$ | 800 |  |
| 06 | $2-26$ | $2-26$ | 1000 |  |
| 07 | $2-26$ | $2-26$ | 1200 |  |
| 08 | $2-26$ | $2-26$ | 1600 |  |
| 09 | $2-26$ | $2-26$ | 2000 |  |
| 10 | $2-26$ | $2-26$ | 2500 |  |
| 11 | $2-26$ | $2-26$ | 3000 |  |
| 12 | $2-26$ | $2-26$ | 4000 | This code is available for card with a maximum of 12 channels |
| 13 | $2-26$ | $2-26$ | 5000 | This code is available for card with a maximum of 12 channels |
| 14 | $2-26$ | $2-26$ | 6500 | This code is available for card with a maximum of 12 channels |
| 15 | $2-26$ | $2-26$ | 7000 | This code is available for card with a maximum of 12 channels |
| 16 | $2-26$ | $2-26$ | 10000 | This code is available for card with a maximum of 6 channels |
| 17 | $2-26$ | 115 | 400 |  |
| 50 | 90 | 115 | 400 | Channel 1 to Channel 4 |
|  | 11.8 | 26 | 400 | Channel 5 to Channel 8 |
| 51 | $2-26$ | $2-26$ | 6000 | This code is available for card with a maximum of 12 channels |
| 52 | 3 | 6 | 2950 | 2 chan r/d w/special software for ref loss detection |
| 53 | 26 | 26 | 400 | Special synchro L/L |
|  |  |  |  |  |
|  |  |  |  |  |

Contact factory for other combinations.
IMPORTANT: Tracking rate and bandwidth can easily be customized to meet your specific requirements.

## PART NUMBER DESIGNATION



