

# 256K x 16 Static RAN

### **Features**

- · Low voltage range:
  - CY62146V18: 1.75V-1.95V
- Ultra-low active, standby power
- Easy memory expansion with CE and OE features
- . TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power


### **Functional Description**

The CY62146V18 is a high-performance CMOS static RAM organized as 262,144 words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (CE HIGH). The input/output pins (I/On through I/O<sub>15</sub>) are placed in a high-impedance state when deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A0 through A<sub>16</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The CY62146V18 is available in 48-Ball FBGA packaging.




MoBL2 and More Battery Life are trademarks of Cypress Semiconductor Corporation.



### **Pin Configurations**





## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +2.4V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5V to  $^{V}$  CC + 0.5V

DC Input Voltage<sup>[1]</sup>......-0.5V to V<sub>CC</sub> + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Device	Range	Ambient Temperature	v <sub>cc</sub>	
CY62146V18	Industrial	-40°C to +85°C	1.75V to 1.95V	

### **Product Portfolio**

						Power Dis	sipation (In	dustrial)
	V <sub>CC</sub> Range			Operating (I <sub>CC</sub> )		Standby (I <sub>SB2</sub> )		
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[2]</sup>	V <sub>CC(max.)</sub>	Power	Typ. <sup>[2]</sup>	Maximum	Typ. <sup>[2]</sup>	Maximum
CY62146V18	1.75V	1.80V	1.95V	Std	3 mA	7 mA	20 μΑ	50 μΑ

### Notes:

- V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



# **Electrical Characteristics** Over the Operating Range

					CY62146V	18	
Parameter	Description	Test Condi	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	$V_{CC} = 1.75V$	1.5			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	$V_{CC} = 1.75V$			0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CC</sub> = 1.95V	1.4		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 1.75V$			0.4	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	•	-1	<u>+</u> 1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$ , Ou	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled			+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC},$ CMOS Levels	$f = f_{MAX} = 1/t_{RC}$		7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 M CMOS Levels	Hz,		1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\begin{tabular}{ll} \hline \hline \hline CE & \ge V_{CC} - 0.3V, \\ V_{IN} & \ge V_{CC} - 0.3V \text{ or } \\ V_{IN} & \le 0.3V, f = f_{MAX} \\ \hline \end{tabular}$				100	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs		V <sub>CC</sub> = 1.95V Std.		20	50	μΑ

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

### **Thermal Resistance**


Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance (Junction to Ambient) <sup>[3]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case) <sup>[3]</sup>		ΘJC	16	°C/W

### Note:

3. Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT


Parameters	1.8V	Unit
R1	15294	Ohms
R2	11300	Ohms
R <sub>TH</sub>	6500	Ohms
V <sub>TH</sub>	0.85V	Volts

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[2]</sup>	Max.	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention			1.0		1.95	V
I <sub>CCDR</sub>	Data Retention Current	$\begin{split} & \frac{V_{CC}}{CE} = 1.0V \\ & CE \geq V_{CC} - 0.3V, \\ & V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ & V_{IN} \leq 0.3V \\ & \text{No input may exceed} \\ & V_{CC} + 0.3V \end{split}$	Std		10	25	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time			85			ns

### Note:

### **Data Retention Waveform**



<sup>4.</sup> Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 10~\mu s$  or stable  $V_{CC(min.)} \ge 10~\mu s$ .



# Switching Characteristics Over the Operating Range<sup>[5]</sup>

		85	i ns	Unit	
Parameter	Description	Min.	Max.		
READ CYCLE		•		1	
t <sub>RC</sub>	Read Cycle Time	85		ns	
t <sub>AA</sub>	Address to Data Valid		85	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		85	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		45	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6, 7]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7]</sup>		25	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25	ns	
t <sub>PU</sub>	CE LOW to Power-Up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-Down		85	ns	
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid	45		ns	
t <sub>LZBE</sub>	BHE / BLE LOW to Low Z	5		ns	
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z		25	ns	
WRITE CYCLE <sup>[8, 9]</sup>			•	1	
t <sub>WC</sub>	Write Cycle Time	85		ns	
t <sub>SCE</sub>	CE LOW to Write End	75		ns	
t <sub>AW</sub>	Address Set-Up to Write End	75		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	65		ns	
t <sub>BW</sub>	BHE / BLE Pulse Width	75		ns	
t <sub>SD</sub>	Data Set-Up to Write End	45		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		35	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	10		ns	


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.

- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for Write Cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# **Switching Waveforms**

# Read Cycle No. 1<sup>[10, 11]</sup>



# **Read Cycle No. 2** [11, 12]




### Notes:

- Device is continuously selected. OE, CE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{\text{WE}}$ Controlled) $^{[8,\ 13,\ 14]}$



# Write Cycle No. 2 ( $\overline{\text{CE}}$ Controlled) $^{[8, 13, 14]}$




### Notes:

- Data I/O is high-impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [9, 14]





# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[15]






# **Typical DC and AC Characteristics**







**Truth Table** 

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )



## **Ordering Information**


	Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
ĺ	85	CY62146V18 -85BAI	BA49	48-Ball Fine Pitch BGA	Industrial


Document #: 38-01046-\*\*


Package Diagrams

### 48-Ball (7.00 mm x 8.5 mm x 1.10 mm) Fine Pitch BGA BA49

TOP VIEW







51-85106-B