



Features

- Low power, pin-compatible replacement for ABT functions
- FCT-E speed at 3.8 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6 mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16501T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at $V_{CC} = 5V$, $T_A = 25^\circ C$

CY74FCT162501T Features:

- Balanced 24 mA output drivers
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at $V_{CC} = 5V$, $T_A = 25^\circ C$

CY74FCT162H501T Features:

- Bus hold retains last active state
- Eliminates the need for external pull-up or pull-down resistors

18-Bit Registered Transceiver Functional Description


These 18-bit universal bus transceivers can be operated in transparent, latched or clock modes by combining D-type latches and D-type flip-flops. Data flow in each direction is controlled by output enable ($OEAB$ and \overline{OEBA}), latch enable ($LEAB$ and $LEBA$), and clock inputs ($CLKAB$ and $CLKBA$). For A-to-B data flow, the device operates in transparent mode when $LEAB$ is HIGH. When $LEAB$ is LOW, the A data is latched if $CLKAB$ is held at a HIGH or LOW logic level. If $LEAB$ is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of $CLKAB$. $OEAB$ performs the output enable function on the B port. Data flow from B-to-A is similar to that of A-to-B and is controlled by \overline{OEBA} , $LEBA$, and $CLKBA$. The output buffers are designed with a power-off disable feature to allow live insertion of boards.

The CY74FCT16501T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

THE CY74FCT162501T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162501T is ideal for driving transmission lines.

The CY74FCT162H501T is a 24-mA balanced output part, that has "bus hold" on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.

Functional Block Diagram



Pin Configuration
SSOP/TSSOP
Top View

| | | |
|-----------------|----|-----------------|
| OEAB | 1 | GND |
| LEAB | 2 | CLKAB |
| A ₁ | 3 | B ₁ |
| GND | 4 | GND |
| A ₂ | 5 | B ₂ |
| A ₃ | 6 | B ₃ |
| V _{CC} | 7 | V _{CC} |
| A ₄ | 8 | B ₄ |
| A ₅ | 9 | B ₅ |
| A ₆ | 10 | B ₆ |
| GND | 11 | GND |
| A ₇ | 12 | B ₇ |
| A ₈ | 13 | B ₈ |
| A ₉ | 14 | B ₉ |
| A ₁₀ | 15 | B ₁₀ |
| A ₁₁ | 16 | B ₁₁ |
| A ₁₂ | 17 | B ₁₂ |
| GND | 18 | GND |
| A ₁₃ | 19 | B ₁₃ |
| A ₁₄ | 20 | B ₁₄ |
| A ₁₅ | 21 | B ₁₅ |
| V _{CC} | 22 | V _{CC} |
| A ₁₆ | 23 | B ₁₆ |
| A ₁₇ | 24 | B ₁₇ |
| GND | 25 | GND |
| A ₁₈ | 26 | B ₁₈ |
| OEBA | 27 | CLKBA |
| LEBA | 28 | GND |

FCT16501-2



**CY74FCT16501T
CY74FCT162501T
CY74FCT162H501T**

Pin Description

| Name | Description |
|-------|---|
| OEAB | A-to-B Output Enable Input |
| OEBA | B-to-A Output Enable Input (Active LOW) |
| LEAB | A-to-B Latch Enable Input |
| LEBA | B-to-A Latch Enable Input |
| CLKAB | A-to-B Clock Input |
| CLKBA | B-to-A Clock Input |
| A | A-to-B Data Inputs or B-to-A Three-State Outputs ^[1] |
| B | B-to-A Data Inputs or A-to-B Three-State Outputs ^[1] |

Function Table^[2, 3]

| Inputs | | | | Outputs |
|--------|------|-------|---|------------------|
| OEAB | LEAB | CLKAB | A | B |
| L | X | X | X | Z |
| H | H | X | L | L |
| H | H | X | H | H |
| H | L | ⊓ | L | L |
| H | L | ⊓ | H | H |
| H | L | L | X | B ^[4] |
| H | L | H | X | B ^[5] |

Notes:

1. On the 74FCT162H501T these pins have bus hold.
2. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
3. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-impedance
⊓ = LOW-to-HIGH Transition
4. Output level before the indicated steady-state input conditions were established.
5. Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.
6. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
7. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

Maximum Ratings^[6, 7]

| | |
|---|---------------------------------------|
| (Above which the useful life may be impaired. For user guidelines, not tested.) | |
| Storage Temperature | -55°C to +125°C |
| Ambient Temperature with Power Applied | -55°C to +125°C |
| DC Input Voltage..... | -0.5V to +7.0V |
| DC Output Voltage..... | -0.5V to +7.0V |
| DC Output Current (Maximum Sink Current/Pin)..... | -60 to +120 mA |
| Power Dissipation..... | 1.0W |
| Static Discharge Voltage | >2001V (per MIL-STD-883, Method 3015) |

Operating Range

| Range | Ambient Temperature | V _{CC} |
|------------|---------------------|-----------------|
| Industrial | -40°C to +85°C | 5V ± 10% |



**CY74FCT16501T
CY74FCT162501T
CY74FCT162H501T**

Electrical Characteristics Over the Operating Range

| Parameter | Description | | Test Conditions | | Min. | Typ. ^[8] | Max. | Unit |
|--------------------------|--|----------|--|------------|------|---------------------|---------|---------|
| V_{IH} | Input HIGH Voltage | | | | 2.0 | | | V |
| V_{IL} | Input LOW Voltage | | | | | | 0.8 | V |
| V_H | Input Hysteresis ^[9] | | | | 100 | | | mV |
| V_{IK} | Input Clamp Diode Voltage | | $V_{CC}=\text{Min.}$, $I_{IN}=-18\text{ mA}$ | | | -0.7 | -1.2 | V |
| I_{IH} | Input HIGH Current | Standard | $V_{CC}=\text{Max.}$, $V_I=V_{CC}$ | | | ± 1 | μA | |
| | | Bus Hold | | | | ± 100 | | |
| I_{IL} | Input LOW Current | Standard | $V_{CC}=\text{Max.}$, $V_I=GND$ | | | ± 1 | μA | |
| | | Bus Hold | | | | ± 100 | | |
| I_{BBH} I_{BBL} | Bus Hold Sustain Current on Bus Hold Input ^[10] | | $V_{CC}=\text{Min.}$, $V_I=2.0V$ | -50 | | | μA | |
| | | | | $V_I=0.8V$ | +50 | | | |
| I_{BHHO} I_{BHLO} | Bus Hold Overdrive Current on Bus Hold Input ^[10] | | $V_{CC}=\text{Max.}$, $V_I=1.5V$ | | | | TBD | mA |
| | | | | | | | | |
| I_{OZH} | High Impedance Output Current (Three-State Output pins) | | $V_{CC}=\text{Max.}$, $V_{OUT}=2.7V$ | | | | ± 1 | μA |
| I_{OZL} | High Impedance Output Current (Three-State Output pins) | | $V_{CC}=\text{Max.}$, $V_{OUT}=0.5V$ | | | | ± 1 | μA |
| I_{OS} | Short Circuit Current ^[11] | | $V_{CC}=\text{Max.}$, $V_{OUT}=GND$ | | -80 | -140 | -200 | mA |
| I_o | Output Drive Current ^[11] | | $V_{CC}=\text{Max.}$, $V_{OUT}=2.5V$ | | -50 | | -180 | mA |
| I_{OFF} | Power-Off Disable | | $V_{CC}=0V$, $V_{OUT}\leq 4.5V$ ^[12] | | | | ± 1 | μA |

Output Drive Characteristics for CY74FCT16501T

| Parameter | Description | Test Conditions | Min. | Typ. ^[8] | Max. | Unit |
|-----------|---------------------|---|------|---------------------|------|------|
| V_{OH} | Output HIGH Voltage | $V_{CC}=\text{Min.}$, $I_{OH}=-3\text{ mA}$ | 2.5 | 3.5 | | V |
| | | $V_{CC}=\text{Min.}$, $I_{OH}=-15\text{ mA}$ | 2.4 | 3.5 | | |
| | | $V_{CC}=\text{Min.}$, $I_{OH}=-32\text{ mA}$ | 2.0 | 3.0 | | |
| V_{OL} | Output LOW Voltage | $V_{CC}=\text{Min.}$, $I_{OL}=64\text{ mA}$ | | 0.2 | 0.55 | V |

Output Drive Characteristics for CY74FCT162501T, CY74FCT162H501T

| Parameter | Description | Test Conditions | Min. | Typ. ^[8] | Max. | Unit |
|-----------|-------------------------------------|--|------|---------------------|------|------|
| I_{ODL} | Output LOW Current ^[11] | $V_{CC}=5V$, $V_{IN}=V_{IH}$ or V_{IL} , $V_{OUT}=1.5V$ | 60 | 115 | 150 | mA |
| I_{ODH} | Output HIGH Current ^[11] | $V_{CC}=5V$, $V_{IN}=V_{IH}$ or V_{IL} , $V_{OUT}=1.5V$ | -60 | -115 | -150 | mA |
| V_{OH} | Output HIGH Voltage | $V_{CC}=\text{Min.}$, $I_{OH}=-24\text{ mA}$ | 2.4 | 3.3 | | V |
| V_{OL} | Output LOW Voltage | $V_{CC}=\text{Min.}$, $I_{OL}=24\text{ mA}$ | | 0.3 | 0.55 | V |

Notes:

8. Typical values are at $V_{CC}=5.0V$, $T_A=+25^\circ C$ ambient.
9. This parameter is guaranteed but not tested.
10. Pins with bus hold are described in Pin Description.
11. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
12. Tested at $+25^\circ C$.



**CY74FCT16501T
CY74FCT162501T
CY74FCT162H501T**

Capacitance^[9] ($T_A = +25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)

| Parameter | Description | Test Conditions | Typ. ^[8] | Max. | Unit |
|-----------|--------------------|-----------------|---------------------|------|------|
| C_{IN} | Input Capacitance | $V_{IN} = 0V$ | 4.5 | 6.0 | pF |
| C_{OUT} | Output Capacitance | $V_{OUT} = 0V$ | 5.5 | 8.0 | pF |

Power Supply Characteristics

| Sym. | Parameter | Test Conditions ^[13] | Min. | Typ. ^[8] | Max. | Unit | |
|-----------------|--|---|---|---------------------|------|----------------------|--------------------------|
| I_{CC} | Quiescent Power Supply Current | $V_{CC}=\text{Max.}$ $V_{IN}\leq 0.2V$ $V_{IN}\geq V_{CC}-0.2V$ | — | 5 | 500 | μA | |
| ΔI_{CC} | Quiescent Power Supply Current TTL inputs HIGH | $V_{CC} = \text{Max.}, V_{IN} = 3.4V$ ^[14] | — | 0.5 | 1.5 | mA | |
| I_{CCD} | Dynamic Power Supply Current ^[15] | $V_{CC}=\text{Max.}, \text{Outputs Open}$ $OEAB=\overline{OEBA}=V_{CC}$ or GND One Input Toggling, 50% Duty Cycle | $V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$ | — | 75 | 120 | $\mu\text{A}/\text{MHz}$ |
| I_C | Total Power Supply Current ^[16] | $V_{CC}=\text{Max.}, \text{Outputs Open}$ $f_0 = 10\text{MHz}$ (CLKAB) 50% Duty Cycle $OEAB=\overline{OEBA}=V_{CC}$ $LEAB = \text{GND}$, One Bit Toggling $f_1 = 5\text{MHz}$, 50% Duty Cycle | $V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$ | — | 0.8 | 1.7 | mA |
| | | | $V_{IN}=3.4V$ or $V_{IN}=\text{GND}$ | — | 1.3 | 3.2 | |
| | | $V_{CC}=\text{Max.}, \text{Outputs Open}$ $f_0 = 10\text{MHz}$ (CLKAB) 50% Duty Cycle $OEAB=\overline{OEBA}=V_{CC}$ $LEAB=\text{GND}$ Eighteen Bits Toggling $f_1=2.5\text{MHz}$, 50% Duty Cycle | $V_{IN}=V_{CC}$ or $V_{IN}=\text{GND}$ | — | 3.8 | 6.5 ^[17] | |
| | | | $V_{IN}=3.4V$ or $V_{IN}=\text{GND}$ | — | 8.5 | 20.8 ^[17] | |

Notes:

13. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

14. Per TTL driven input ($V_{IN}=3.4V$); all other inputs at V_{CC} or GND.

15. This parameter is not directly testable, but is derived for use in Total Power Supply.

16. $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$

$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$

I_{CC} = Quiescent Current with CMOS input levels

ΔI_{CC} = Power Supply Current for a TTL HIGH input ($V_{IN}=3.4V$)

D_H = Duty Cycle for TTL inputs HIGH

N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)

f_0 = Clock frequency for registered devices, otherwise zero

f_1 = Input signal frequency

N_1 = Number of inputs changing at f_1

All currents are in millamps and all frequencies are in megahertz.

17. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



**CY74FCT16501T
CY74FCT162501T
CY74FCT162H501T**

Switching Characteristics Over the Operating Range^[18]

| Parameter | Description | CY74FCT16501AT CY74FCT162501AT CY74FCT162H501AT | | CY74FCT16501CT CY74FCT162501CT CY74FCT162H501CT | | CY74FCT16501ET CY74FCT162501ET CY74FCT162H501ET | | Unit | Fig. No. ^[19] |
|--------------------------------------|--|---|------|---|------|---|------|------|-----------------------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| f _{MAX} | CLKAB or CLKBA frequency ^[20] | — | 150 | — | 150 | — | 150 | MHz | — |
| t _{PLH} t _{PHL} | Propagation Delay A to B or B to A | 1.5 | 5.1 | 1.5 | 4.6 | 1.5 | 3.8 | ns | 1,3 |
| t _{PLH} t _{PHL} | Propagation Delay LEBA to A, LEAB to B | 1.5 | 5.6 | 1.5 | 5.3 | 1.5 | 4.2 | ns | 1,5 |
| t _{PLH} t _{PHL} | Propagation Delay CLKBA to A, CLKAB to B | 1.5 | 5.6 | 1.5 | 5.3 | 1.5 | 4.2 | ns | 1,5 |
| t _{PZH} t _{PZL} | Output Enable Time OEBA to A, OEAB to B | 1.5 | 6.0 | 1.5 | 5.6 | 1.5 | 4.8 | ns | 1,7,8 |
| t _{PHZ} t _{PLZ} | Output Disable Time OEBA to A, OEAB to B | 1.5 | 5.6 | 1.5 | 5.2 | 1.5 | 5.2 | ns | 1,7,8 |
| t _{SU} | Set-Up Time, HIGH or LOW A to CLKAB, B to CLKBA | 3.0 | — | 3.0 | — | 2.4 | — | ns | 4 |
| t _H | Hold Time HIGH or LOW A to CLKAB, B to CLKBA | 0 | — | 0 | — | 0 | — | ns | 4 |
| t _{SU} | Set-Up Time, HIGH or LOW A to LEAB, B to LEBA | 3.0 | — | 3.0 | — | 2.0 | — | ns | 4 |
| | | 1.5 | — | 1.5 | — | 1.5 | — | ns | 4 |
| t _H | Hold Time, HIGH or LOW, A to LEAB, B to LEBA | 1.5 | — | 1.5 | — | 0.5 | — | ns | 4 |
| t _W | LEAB or LEBA Pulse Width HIGH ^[20] | 3.0 | — | 3.0 | — | 3.0 | — | ns | 5 |
| t _W | CLKAB or CLKBA Pulse Width HIGH or LOW ^[20] | 3.0 | — | 3.0 | — | 3.0 | — | ns | 5 |
| t _{SK(O)} | Output Skew ^[21] | — | 0.5 | — | 0.5 | — | 0.5 | ns | — |

Notes:

18. Minimum limits are guaranteed, but not tested, on propagation delays.

19. See "Parameter Measurement Information" in the General Information section.

20. This parameter is guaranteed but not tested.

21. Skew between any two outputs of the same package switching in the same direction. This parameter guaranteed by design.



**CY74FCT16501T
CY74FCT162501T
CY74FCT162H501T**

Ordering Information CY74FCT16501T

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|-----------------------|----------------------|-------------------------|-------------------------|----------------------------|
| 3.8 | CY74FCT16501ETPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT16501ETPVC | O56 | 56-Lead (300-Mil) SSOP | |
| 4.6 | CY74FCT16501CTPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT16501CTPVC | O56 | 56-Lead (300-Mil) SSOP | |
| 5.1 | CY74FCT16501ATPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT16501ATPVC | O56 | 56-Lead (300-Mil) SSOP | |

Ordering Information CY74FCT162501T

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|-----------------------|----------------------|-------------------------|-------------------------|----------------------------|
| 3.8 | CY74FCT162501ETPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT162501ETPVC | O56 | 56-Lead (300-Mil) SSOP | |
| 4.6 | CY74FCT162501CTPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT162501CTPVC | O56 | 56-Lead (300-Mil) SSOP | |
| 5.1 | CY74FCT162501ATPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT162501ATPVC | O56 | 56-Lead (300-Mil) SSOP | |

Ordering Information CY74FCT162H501T

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|-----------------------|----------------------|-------------------------|-------------------------|----------------------------|
| 3.8 | CY74FCT162H501ETPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT162H501ETPVC | O56 | 56-Lead (300-Mil) SSOP | |
| 4.6 | CY74FCT162H501CTPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT162H501CTPVC | O56 | 56-Lead (300-Mil) SSOP | |
| 5.1 | CY74FCT162H501ATPAC | Z56 | 56-Lead (240-Mil) TSSOP | Industrial |
| | CY74FCT162H501ATPVC | O56 | 56-Lead (300-Mil) SSOP | |



Document #: 38-00382-C



CY74FCT16501T
CY74FCT162501T
CY74FCT162H501T

Package Diagrams

56-Lead Shrunk Small Outline Package O56



56-Lead Thin Shrunk Small Outline Package Z56

