
- Function and Pinout Compatible With FCT and F Logic
- 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
- Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- 3-State Outputs
- 12-mA Output Sink Current
 15-mA Output Source Current
- Edge-Triggered D-Type Inputs
- 250-MHz Typical Switching Rate

SN74FCT2374T . . . Q OR SO PACKAGE (TOP VIEW)



description

The CY74FCT2374T is a high-speed, low-power, octal D-type flip-flop featuring separate D-type inputs for each flip-flop. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2374T can replace the CY74FCT374T to reduce noise in an existing design. The device has 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable (\overline{OE}) inputs are common to all flip-flops. The flip-flops in the CY74FCT2374T store the state of their individual data (D) inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When \overline{OE} is low, the contents of the flip-flops are available at the outputs. When \overline{OE} is high, the outputs are in the high-impedance state. The state of \overline{OE} does not affect the state of the flip-flops.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PAC	(AGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	5.2	CY74FCT2374CTQCT	FCT2374C
	SOIC - SO	Tube	5.2	CY74FCT2374CTSOC	FCT2374C
	3010 - 30	Tape and reel	5.2	CY74FCT2374CTSOCT	10123740
–40°C to 85°C	QSOP – Q	Tape and reel	6.5	CY74FCT2374ATQCT	FCT2374A
-40 C to 65 C	SOIC - SO	Tube	6.5	CY74FCT2374ATSOC	FCT2374A
	3010 = 30	Tape and reel	6.5	CY74FCT2374ATSOCT	FC12374A
	SOIC - SO	Tube	10	CY74FCT2374TSOC	FCT2374
	3010 - 30	Tape and reel	10	CY74FCT2374TSOCT	FC123/4


T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS		OUTPUT
D	СР	OE	0
Н	↑	L	Н
L	\uparrow	L	L
Х	X	Н	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state, \uparrow = Low-to-high clock transition

logic diagram (positive logic)





absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	0.5 V to 7 V
DC output voltage range	0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q pac	kage 68°C/W
SO pa	ackage
Ambient temperature range with power applied, T _A	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	V
ІОН	High-level output current			-15	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.75 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
VOH	$V_{CC} = 4.75 V$,	$I_{OH} = -15 \text{ mA}$		2.4	3.3		V
V _{OL}	$V_{CC} = 4.75 V$,	$I_{OL} = 12 \text{ mA}$			0.3	0.55	V
ROUT	$V_{CC} = 4.75 V$,	$I_{OL} = 12 \text{ mA}$		20	25	40	Ω
V_{hys}	All inputs				0.2		V
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$				5	μΑ
lн	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 2.7 V				±1	μΑ
I _{ΙL}	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$				±1	μΑ
lozh	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 2.7 V				10	μΑ
lozL	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0.5 V				-10	μΑ
los [‡]	V _{CC} = 5.25 V,	VOUT = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V$,	V _{OUT} = 4.5 V				±1	μΑ
Icc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2	mA
Δl _{CC}	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.25 \text{ V}$	3.4 V\$, f ₁ = 0, Outputs ope	en		0.5	2	mA
I _{CCD} ¶	$\frac{V_{CC}}{OE}$ = 5.25 V, Output OE = GND, $V_{IN} \le 0.2$	ts open, One input switching V or $V_{IN} \ge V_{CC} - 0.2 \text{ V}$	ng at 50% duty cycle,		0.06	0.12	mA/ MHz
	V _{CC} = 5.25 V,	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{V}$		0.7	1.4	
1#	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	mA
IC#	$\frac{f_0}{OE} = 10 \text{ MHz},$ OE = GND	Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2	IIIA
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2	
C _i					5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $^{\#}$ IC = ICC + Δ ICC \times DH \times NT + ICCD ($f_0/2 + f_1 \times N_1$)

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the I_{CC} formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, Ios tests should be performed last.

[§] Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.


timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT2374T		T2374T CY74FCT2374AT		CY74FCT2374CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CP	7		5		4		ns
t _{su}	Setup time, data before CP↑	2		2		1.5		ns
th	Hold time, data after CP↑	1.5		1.5		1		ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM TO (OUTPUT)	CY74FCT2374T		CY74FCT2374AT		CY74FCT2374CT		UNIT	
PARAMETER		(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH}	СР	0	2	10	2	6.5	2	5.2	ns
t _{PHL}	CP		2	10	2	6.5	2	5.2	115
^t PZH	<u> -</u>	0	1.5	12.5	1.5	6.5	1.5	6.2	
tpZL	ŌĒ		1.5	12.5	1.5	6.5	1.5	6.2	ns
t _{PHZ}		0	1.5	8	1.5	5.5	1.5	5	
^t PLZ	ŌĒ		1.5	8	1.5	5.5	1.5	5	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



- Function and Pinout Compatible With FCT and F Logic
- 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
- Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- 3-State Outputs
- 12-mA Output Sink Current
 15-mA Output Source Current
- Edge-Triggered D-Type Inputs
- 250-MHz Typical Switching Rate

SN74FCT2374T . . . Q OR SO PACKAGE (TOP VIEW)



description

The CY74FCT2374T is a high-speed, low-power, octal D-type flip-flop featuring separate D-type inputs for each flip-flop. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2374T can replace the CY74FCT374T to reduce noise in an existing design. The device has 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable (\overline{OE}) inputs are common to all flip-flops. The flip-flops in the CY74FCT2374T store the state of their individual data (D) inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When \overline{OE} is low, the contents of the flip-flops are available at the outputs. When \overline{OE} is high, the outputs are in the high-impedance state. The state of \overline{OE} does not affect the state of the flip-flops.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PAC	(AGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	5.2	CY74FCT2374CTQCT	FCT2374C
	SOIC - SO	Tube	5.2	CY74FCT2374CTSOC	FCT2374C
	3010 - 30	Tape and reel	5.2	CY74FCT2374CTSOCT	10123740
–40°C to 85°C	QSOP – Q	Tape and reel	6.5	CY74FCT2374ATQCT	FCT2374A
-40 C to 65 C	SOIC - SO	Tube	6.5	CY74FCT2374ATSOC	FCT2374A
	3010 = 30	Tape and reel	6.5	CY74FCT2374ATSOCT	FC12374A
	SOIC - SO	Tube	10	CY74FCT2374TSOC	FCT2374
	3010 - 30	Tape and reel	10	CY74FCT2374TSOCT	FC123/4


T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS		OUTPUT
D	СР	OE	0
Н	↑	L	Н
L	\uparrow	L	L
Х	X	Н	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state, \uparrow = Low-to-high clock transition

logic diagram (positive logic)





absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	0.5 V to 7 V
DC output voltage range	0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q pac	kage 68°C/W
SO pa	ackage
Ambient temperature range with power applied, T _A	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			8.0	V
ІОН	High-level output current			-15	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.75 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
VOH	$V_{CC} = 4.75 V$,	$I_{OH} = -15 \text{ mA}$		2.4	3.3		V
V _{OL}	$V_{CC} = 4.75 V$,	$I_{OL} = 12 \text{ mA}$			0.3	0.55	V
ROUT	$V_{CC} = 4.75 V$,	$I_{OL} = 12 \text{ mA}$		20	25	40	Ω
V_{hys}	All inputs				0.2		V
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$				5	μΑ
lн	$V_{CC} = 5.25 \text{ V},$	V _{IN} = 2.7 V				±1	μΑ
I _{ΙL}	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$				±1	μΑ
lozh	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 2.7 V				10	μΑ
lozL	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0.5 V				-10	μΑ
los [‡]	V _{CC} = 5.25 V,	VOUT = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V$,	V _{OUT} = 4.5 V				±1	μΑ
Icc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2	mA
Δl _{CC}	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.25 \text{ V}$	3.4 V\$, f ₁ = 0, Outputs ope	en		0.5	2	mA
I _{CCD} ¶	$\frac{V_{CC}}{OE}$ = 5.25 V, Output OE = GND, $V_{IN} \le 0.2$	ts open, One input switching V or $V_{IN} \ge V_{CC} - 0.2 \text{ V}$	ng at 50% duty cycle,		0.06	0.12	mA/ MHz
	V _{CC} = 5.25 V,	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{V}$		0.7	1.4	
1#	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	mA
IC#	$\frac{f_0}{OE} = 10 \text{ MHz},$ OE = GND	Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2	IIIA
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2	
C _i					5	10	pF
Co					9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $^{\#}$ IC = ICC + Δ ICC \times DH \times NT + ICCD ($f_0/2 + f_1 \times N_1$)

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the I_{CC} formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, Ios tests should be performed last.

[§] Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.


timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT2374T		CY74FCT2374AT		CY74FCT2374CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CP	7		5		4		ns
t _{su}	Setup time, data before CP↑	2		2		1.5		ns
th	Hold time, data after CP↑	1.5		1.5		1		ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY74FCT2374T		CY74FCT2374AT		CY74FCT2374CT		LIAUT
PARAMETER			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	СР	0	2	10	2	6.5	2	5.2	ns ns
t _{PHL}			2	10	2	6.5	2	5.2	
^t PZH	ŌĒ	0	1.5	12.5	1.5	6.5	1.5	6.2	ns
tpZL			1.5	12.5	1.5	6.5	1.5	6.2	
t _{PHZ}	ŌĒ	0	1.5	8	1.5	5.5	1.5	5	ns
^t PLZ	OE		1.5	8	1.5	5.5	1.5	5	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265