



CY74FCT2543T

8-Bit Latched Transceiver

Features


- Function and pinout compatible with FCT and F logic
- FCT-C speed at 5.3 ns max.
FCT-A speed at 6.5 ns max.
- 25Ω output series resistors to reduce transmission line reflection noise
- Reduced V_{OH} (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Sink current 12 mA
Source current 15 mA
- Separation controls for data flow in each direction
- Back to back latches for storage
- ESD > 2000V
- Extended commercial temp. range of -40°C to $+85^{\circ}\text{C}$

Functional Description

The FCT2543T Octal Latched Transceiver contains two sets of eight D-type latches. Separate Latch Enable ($\overline{\text{LEAB}}$, $\overline{\text{LEBA}}$) and Output Enable ($\overline{\text{OEAB}}$, $\overline{\text{OEBA}}$) permits each latch set to have independent control of inputting and outputting in either direction of data flow. For data flow from A to B, for example, the A-to-B Enable ($\overline{\text{CEAB}}$) input must be LOW to enter data from A or to take data from B, as indicated in the truth table. With $\overline{\text{CEAB}}$ LOW, a LOW signal on the A-to-B Latch Enable ($\overline{\text{LEAB}}$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{\text{LEAB}}$ signal puts the A latches in the storage mode and their output no longer change with the A inputs. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both LOW, the three-state B output buffers are active and reflect data present at the output of the A latches. Control of data from B to A is similar, but uses $\overline{\text{CEAB}}$, $\overline{\text{LEAB}}$, and $\overline{\text{OEAB}}$ inputs. On-chip termination resistors have been added to the outputs to reduce system noise caused by reflections. The FCT2543T can be used to replace the FCT543T to reduce noise in an existing design.


The outputs are designed with a power-off disable feature to allow for live insertion of boards.

Functional Block Diagram



Pin Configurations

SOIC/QSOP
Top View



FCT2543T-3

Pin Description

Name	Description
$\overline{OEAB}$	A-to-B Output Enable Input (Active LOW)
$\overline{OEBA}$	B-to-A Output Enable Input (Active LOW)
$\overline{CEAB}$	A-to-B Enable Input (Active LOW)
$\overline{CEBA}$	B-to-A Enable Input (Active LOW)
$\overline{LEAB}$	A-to-B Latch Enable Input (Active LOW)
$\overline{LEBA}$	B-to-A Latch Enable Input (Active LOW)
A	A-to-B Data Inputs or B-to-A Three-State Outputs
B	B-to-A Data Inputs or A-to-B Three-State Outputs

Function Table^[1,2]

Inputs			Latch	Outputs
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$	A-to-B ^[3]	B
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous A Inputs

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[7]	Max.	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -15 \text{ mA}$	2.4	3.3		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 12 \text{ mA}$		0.3	0.55	V
R_{OUT}	Output Resistance	$V_{CC} = \text{Min.}, I_{OL} = 12 \text{ mA}$	20	25	40	Ω
V_{IH}	Input HIGH Voltage		2.0			V
V_{IL}	Input LOW Voltage				0.8	V
V_H	Hysteresis ^[8]	All inputs		0.2		V
V_{IK}	Input Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18 \text{ mA}$		-0.7	-1.2	V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC}$			5	μA
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}, V_{IN} = 2.7 \text{ V}$			± 1	μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max.}, V_{IN} = 0.5 \text{ V}$			± 1	μA
I_{OZH}	Off State HIGH-Level Output Current	$V_{CC} = \text{Max.}, V_{OUT} = 2.7 \text{ V}$			15	μA
I_{OZL}	Off State LOW-Level Output Current	$V_{CC} = \text{Max.}, V_{OUT} = 0.5 \text{ V}$			-15	μA
I_{OS}	Output Short Circuit Current ^[9]	$V_{CC} = \text{Max.}, V_{OUT} = 0.0 \text{ V}$	-60	-120	-225	mA
I_{OFF}	Power-Off Disable	$V_{CC} = 0 \text{ V}, V_{OUT} = 4.5 \text{ V}$			± 1	μA

Notes:

1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care.
2. A-to-B data flow shown: B-to-A is the same, except using $\overline{CEBA}$, $\overline{LEBA}$, and $\overline{OEBA}$.
3. Before $\overline{LEAB}$ LOW-to-HIGH transition.
4. Unless otherwise noted, these limits are over the operating free-air temperature range.
5. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
6. T_A is the "instant on" case temperature.

Maximum Ratings^[4,5]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with Power Applied..... -65°C to +135°C

Supply Voltage to Ground Potential -0.5V to +7.0V

DC Input Voltage -0.5V to +7.0V

DC Output Voltage -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) 120 mA

Power Dissipation..... 0.5W

Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	-40°C to +85°C	5V $\pm$ 5%

Capacitance^[8]

Parameter	Description	Test Conditions	Typ. ^[7]	Max.	Unit
C _{IN}	Input Capacitance		5	10	pF
C _{OUT}	Output Capacitance		9	12	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[7]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max., V _{IN} ≤0.2V, V _{IN} ≥V _{CC} -0.2V	0.1	0.2	mA
ΔI _{CC}	Quiescent Power Supply Current (TTL inputs)	V _{CC} =Max., V _{IN} =3.4V, ^[10] f ₁ =0, Outputs Open	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ^[11]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, CEAB and OEAB=LOW, CEBA=HIGH, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	0.06	1.2	mA/ MHz
I _C	Total Power Supply Current ^[12]	V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f ₀ =LEAB =10 MHz, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	0.7	1.4	mA
		V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f ₀ =LEAB =10 MHz, V _{IN} =3.4V or V _{IN} =GND	1.2	3.4	mA
		V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f ₀ =LEAB =10 MHz, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	2.8	5.6 ^[13]	mA
		V _{CC} =Max., f ₀ =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ =5 MHz, CEAB and OEAB=LOW, CEBA=HIGH, f ₀ =LEAB =10 MHz, V _{IN} =3.4V or V _{IN} =GND	5.1	14.6 ^[13]	mA

Notes:

7. Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
8. This parameter is guaranteed but not tested.
9. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametrics tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
10. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.
11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
12. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$
 I_{CC} = Quiescent Current with CMOS input levels
 ΔI_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)
 D_H = Duty Cycle for TTL inputs HIGH
 N_T = Number of TTL inputs at D_H
 I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
 f_0 = Clock frequency for registered devices, otherwise zero
 f_1 = Input signal frequency
 N_1 = Number of inputs changing at f₁
 All currents are in milliamps and all frequencies are in megahertz.
13. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Switching Characteristics Over the Operating Range^[14]

Parameter	Description	CY74FCT2543T		CY74FCT2543AT		CY74FCT2543CT		Unit	Fig. No. ^[15]
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A to B or B to A	2.5	8.5	2.5	6.5	2.5	5.5	ns	1, 3
t _{PLH} t _{PHL}	Propagation Delay LEBA to A LEAB to B	2.5	12.5	2.5	8.0	2.5	7.0	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	12.0	2.0	9.0	2.0	8.0	ns	1, 7, 8
t _{PZH} t _{PZL}	Output Disable Time OEBA or OEAB to A or B CEBA or CEAB to A or B	2.0	9.0	2.0	7.5	2.0	6.5	ns	1, 7, 8
t _S	Set-Up Time HIGH or LOW, A or B to LEBA or LEAB	2.0		2.0		2.0		ns	9
t _H	Hold Time HIGH or LOW, A or B to LEBA or LEAB	2.0		2.0		2.0		ns	9
t _W	Pulse Width LOW LEBA or LEAB	5.0		5.0		5.0		ns	5

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.3	CY74FCT2543CTQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2543CTSOC	S13	24-Lead (300-Mil) Molded SOIC	
6.5	CY74FCT2543ATQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2543ATSOC	S13	24-Lead (300-Mil) Molded SOIC	
8.5	CY74FCT2543TQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2543TSOC	S13	24-Lead (300-Mil) Molded SOIC	


Notes:

14. Minimum limits are guaranteed but not tested on Propagation Delays.

15. See "Parameter Measurement Information" in the General Information section.

Package Diagrams

24-Lead Quarter Size Outline Q13



24-Lead (300-Mil) Molded SOIC S13

