

## **CY74FCT2827T**

### 10-Bit Buffer

#### **Features**


- Function and pinout compatible with FCT, F, and AM29827 logic
- FCT-C speed at 5.0 ns max. (Com'l) FCT-A speed at 8.0 ns max. (Com'l)
- 25 $\Omega$  output series resistors to reduce transmission line reflection noise
- Reduced V<sub>OH</sub> (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- · Power-off disable feature
- ESD > 2000V
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Extended commercial temp. range of -40°C to +85°C

• Sink current 12 mA Source current 15 mA

#### **Functional Description**

The FCT2827T 10-bit bus driver provides high-performance bus interface buffering for wide data/address paths or buses carrying parity. This 10-bit buffer has NAND-ed output enables for maximum control flexibility. The FCT2827T is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state. On-chip termination resistors have been added to the outputs to reduce system noise caused by reflections. The FCT2827T can be used to replace the FCT827T to reduce noise in an existing design.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.



#### Function Table<sup>[1]</sup>

	Inputs		Outputs	
OE <sub>1</sub>	OE <sub>2</sub>	D	Y	Function
L	L	L	L	Transparent
L	L	H	H	
H	X	X	Z	Three-State
X	H	X	Z	

#### Note:

1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care.



### Maximum Ratings<sup>[2, 3]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied.....-65°C to +135°C Supply Voltage to Ground Potential ...... -0.5V to +7.0V DC Input Voltage......-0.5V to +7.0V DC Output Voltage......-0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) 120 mA
Power Dissipation
Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015)

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	-40°C to +85°C	5V ± 5%

### **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -15 \text{ mA}$	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 12 mA		0.3	0.55	٧
R <sub>OUT</sub>	Output Resistance	V <sub>CC</sub> = Min., I <sub>OL</sub> = 12 mA	20	25	40	Ω
V <sub>IH</sub>	Input HIGH Voltage		2.0			٧
V <sub>IL</sub>	Input LOW Voltage				0.8	V
V <sub>H</sub>	Hysteresis <sup>[5]</sup>	All inputs		0.2		V
V <sub>IK</sub>	Input Clamp Diode Voltage	$V_{CC} = Min., I_{IN} = -18 \text{ mA}$		-0.7	-1.2	٧
I <sub>I</sub>	Input HIGH Current	$V_{CC} = Max., V_{IN} = V_{CC}$			5	μΑ
I <sub>IH</sub>	Input HIGH Current	$V_{CC} = Max., V_{IN} = 2.7V$			±1	μΑ
I <sub>IL</sub>	Input LOW Current	$V_{CC} = Max., V_{IN} = 0.5V$			±1	μΑ
I <sub>OZH</sub>	Off State HIGH-Level Output Current	$V_{CC} = Max., V_{OUT} = 2.7V$			10	μΑ
I <sub>OZL</sub>	Off State LOW-Level Output Current	$V_{CC} = Max., V_{OUT} = 0.5V$			-10	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[6]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0V	-60	-120	-225	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> = 0V, V <sub>OUT</sub> = 4.5V			±1	μΑ

### Capacitance<sup>[5]</sup>

Parameter	Description	Typ. <sup>[4]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	5	10	pF
C <sub>OUT</sub>	Output Capacitance	9	12	pF

#### Notes:

- Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground. Typical values are at  $V_{CC}$ =5.0V,  $T_A$ =+25°C ambient.

This parameter is guaranteed but not tested.

Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.



### **Power Supply Characteristics**

Parameter	Description	Test Conditions	Typ. <sup>[4]</sup>	Max.	Unit
Icc	Quiescent Power Supply Current	$V_{CC}$ =Max., $V_{IN} \le 0.2V$ , $V_{IN} \ge V_{CC}$ -0.2V	0.1	0.2	mA
Δl <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs HIGH)	V <sub>CC</sub> =Max., V <sub>IN</sub> =3.4V, <sup>[7]</sup> f <sub>1</sub> =0, Outputs Open	0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>[8]</sup>	$V_{CC}=Max.$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}_1$ or $\overline{OE}_2=GND$ , $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC}$ -0.2V	0.06	0.12	mA/ MHz
lc	Total Power Supply Current <sup>[9]</sup>	$\begin{array}{l} V_{CC}\text{=}\text{Max.}, \\ 50\% \text{ Duty Cycle, Outputs Open,} \\ \text{One Bit Toggling at } f_1\text{=}10 \text{ MHz,} \\ \overline{\text{OE}}_1 \text{ or } \overline{\text{OE}}_2\text{=}\text{GND,} \\ V_{\text{IN}} \leq 0.2 \text{V or } V_{\text{IN}} \geq V_{\text{CC}}\text{-}0.2 \text{V} \end{array}$	0.7	1.4	mA
		$V_{CC}=Max.$ , 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1=10$ MHz, $\overline{OE}_1$ or $\overline{OE}_2=GND$ , $V_{IN}=3.4V$ or $V_{IN}=GND$	1.0	2.4	mA
		$V_{CC}=Max.$ , 50% Duty Cycle, Outputs Open, Ten Bits Toggling at $f_1=2.5$ MHz, $\overline{OE}_1$ or $\overline{OE}_2=GND$ , $V_{IN} \le 0.2 V$ or $V_{IN} \ge V_{CC}-0.2 V$	1.6	3.2 <sup>[10]</sup>	mA
		$V_{CC}=Max.$ , 50% Duty Cycle, Outputs Open, Ten Bits Toggling at $f_1=2.5$ MHz, $\overline{OE}_1$ or $\overline{OE}_2=GND$ , $V_{IN}=3.4V$ or $V_{IN}=GND$	4.1	13.2 <sup>[10]</sup>	mA

#### Notes:

- NOTES:
   7. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.
   8. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
   9. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>
   I<sub>C</sub> = I<sub>CC</sub>+ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub>+I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>)
   I<sub>CC</sub> = Quiescent Current with CMOS input levels
   ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input (V<sub>IN</sub>=3.4V)
- - - (V<sub>IN</sub>=3.4V)

  - D<sub>H</sub> = Duty Cycle for TTL inputs HIGH
    N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>
    I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)

    = Clock frequency for registered devices, otherwise zero
- f<sub>0</sub> = Clock frequency for registered devices, otherwise 2015
   f<sub>1</sub> = Input signal frequency
   N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
   All currents are in milliamps and all frequencies are in megahertz.
   Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.



# Switching Characteristics Over the Operating Range $^{[11]}$

			CY74FCT2827AT		CY74FCT2827BT		CY74FCT2827CT			Fig
Param.	Description	Test Load	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Fig. No. <sup>[12]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D to Y	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	8.0	1.5	5.0	1.5	4.4	ns	1, 3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D to Y <sup>[5]</sup>	$C_L$ =300 pF $R_L$ =500 $\Omega$	1.5	15.0	1.5	13.0	1.5	10.0	ns	1, 3
t <sub>PZH</sub>	Output Enable Time OE to Y	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	12.0	1.5	8.0	1.5	7.0	ns	1, 7, 8
t <sub>PZH</sub>	Output Enable Time OE to Y <sup>[5]</sup>	$C_L$ =300 pF $R_L$ =500 $\Omega$	1.5	23.0	1.5	15.0	1.5	14.0	ns	1, 7, 8
t <sub>PHZ</sub>	Output Disable Time OE to Y <sup>[5]</sup>	$C_L=5 \text{ pF}$ $R_L=500\Omega$	1.5	9.0	1.5	6.0	1.5	5.7	ns	1, 7, 8
t <sub>PHZ</sub>	Output Disable Time OE to Y	$C_L$ =50 pF $R_L$ =500 $\Omega$	1.5	9.0	1.5	7.0	1.5	6.0	ns	1, 7, 8

### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.4	CY74FCT2827CTQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2827CTSOC	S13	24-Lead (300-Mil) Molded SOIC	
5.0	CY74FCT2827BTQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2827BTSOC	S13	24-Lead (300-Mil) Molded SOIC	
8.0	CY74FCT2827ATQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2827CTSOC	S13	24-Lead (300-Mil) Molded SOIC	


11. Minimum limits are guaranteed but not tested on Propagation Delays.12. See "Parameter Measurement Information" in the General Information section.

Document #: 38-00347-A




### **Package Diagrams**

#### 24-Lead Quarter Size Outline Q13










DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$  LEAD COPLANARITY 0.004 MAX.

### 24-Lead (300-Mil) Molded SOIC S13



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.





<sup>©</sup> Cypress Semiconductor Corporation, 1996. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfurnion or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.