- Function, Pinout, and Drive Compatible With FCT, F, and AM29841 Logic
- Reduced $\mathrm{V}_{\mathrm{OH}}$ (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- Ioff Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- Fully Compatible With TTL Input and Output Logic Levels
- High-Speed Parallel Latches
- Buffered Common Latch-Enable Input
- 3-State Outputs
- CY54FCT841T
- 32-mA Output Sink Current
- 12-mA Output Source Current
- CY74FCT841T
- 64-mA Output Sink Current
- 32-mA Output Source Current


## description

The 'FCT841T bus-interface latches are designed to eliminate additional packages required to buffer existing latches and provide additional data width for wider address/data paths or buses carrying parity. The 'FCT841T devices are buffered 10-bit-wide versions of the FCT373 function.

The 'FCT841T devices' high-performance interface is designed for high-capacitance-load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.
These devices are fully specified for partial-power-down applications using $\mathrm{I}_{\text {off. }}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

| PIN DESCRIPTION |  |  |
| :---: | :---: | :--- |
| NAME | I/O | DESCRIPTION |
| D | I | Latch data inputs |
| LE | I | Latch-enable input. The latches are transparent when LE is high. <br> Input data is latched on the high-to-low transition. |
| Y | O | 3-state latch outputs |
| $\overline{\mathrm{OE}}$ | I | Output-enable control. When $\overline{\mathrm{OE}}$ is low, the outputs are enabled. <br> When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance (off) state. |

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ORDERING INFORMATION

| $\mathrm{T}_{\mathrm{A}}$ | PACKAGE $\dagger$ |  | SPEED (ns) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QSOP - Q | Tape and reel | 5.5 | CY74FCT841CTQCT | FCT841C |
|  | SOIC - SO | Tube | 5.5 | CY74FCT841CTSOC | FCT841C |
|  |  | Tape and reel | 5.5 | CY74FCT841CTSOCT |  |
|  | DIP - P | Tube | 6.5 | CY74FCT841BTPC | CY74FCT841BTPC |
|  | SOIC - SO | Tube | 9 | CY74FCT841ATSOC | FCT841A |
|  |  | Tape and reel | 9 | CY74FCT841ATSOCT |  |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP - D | Tube | 10 | CY54FCT841ATDMB |  |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

| INPUTS |  |  |  | INTERNAL <br> OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION |  |  |  |  |  |
|  | LE | D | O | Y |  |
| H | X | X | X | Z |  |
| H | H | L | L | Z | Z |
| H | H | H | H | Z |  |
| H | L | X | NC | Z | Latched (Z) |
| L | H | L | L | L | Transparent |
| L | H | H | H | H |  |
| L | L | X | NC | NC | Latched |

$\mathrm{H}=$ High logic level, $\mathrm{L}=$ Low logic level, $\mathrm{X}=$ Don't care,
NC = No change, $Z=$ High-impedance state

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range to ground potential | -0.5 V to 7 V |
| :---: | :---: |
| DC input voltage range | -0.5 V to 7 V |
| DC output voltage range | -0.5 V to 7 V |
| DC output current (maximum sink current/pin) | 120 mA |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 1): P package | $67^{\circ} \mathrm{C} / \mathrm{W}$ |
| (see Note 2): Q package | $61^{\circ} \mathrm{C} / \mathrm{W}$ |
| (see Note 2): SO package | $46^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient temperature range with power applied, $\mathrm{T}_{\mathrm{A}}$ | $-65^{\circ} \mathrm{C}$ to $135^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)

|  |  | CY54FCT841T |  |  | CY74FCT841T |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{\text {IOH}}$ | High-level output current |  |  | -12 |  |  | -32 | mA |
| $\mathrm{I}_{\text {OL }}$ | Low-level output current |  |  | 32 |  |  | 64 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^0]
## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

| PARAMETER | TEST CONDITIONS |  |  | CY54FCT841T |  |  | CY74FCT841T |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP† | MAX | MIN | TYP $\dagger$ | MAX |  |
| $1 C^{\#}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V},$ <br> Outputs open, $\overline{\mathrm{OE}}=\mathrm{GND},$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ | One bit switching at $f_{1}=10 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  | 0.7 | 1.4 |  |  |  | mA |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  | 1 | 2.4 |  |  |  |  |
|  |  | 10 bits switching at $f_{1}=2.5 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  | 1 | 3.211 |  |  |  |  |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  | 4.1 | 13.2 II |  |  |  |  |
|  |  | One bit switching at $f_{1}=10 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  |  |  |  | 0.7 | 1.4 |  |
|  | Outputs open, | at $50 \%$ duty cycle | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  |  |  |  | 1 | 2.4 |  |
|  | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{GND}, \\ & \mathrm{LE}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 10 bits switching at $f_{1}=2.5 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  |  |  |  | 1 | 3.211 |  |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  |  |  |  | 4.1 | $13.2 \mid 1$ |  |
| $\mathrm{C}_{\mathrm{i}}$ |  |  |  |  | 5 | 10 |  | 5 | 10 | pF |
| $\mathrm{C}_{0}$ |  |  |  |  | 9 | 12 |  | 9 | 12 | pF |

$\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
\#IC $\quad=I C C+\Delta I C C \times D_{H} \times N T+I C C D\left(f_{0} / 2+f_{1} \times N_{1}\right)$
Where:
IC = Total supply current
ICC = Power-supply current with CMOS input levels
$\Delta \mathrm{l} \mathrm{CC}=$ Power-supply current for a TTL high input ( V IN $=3.4 \mathrm{~V}$ )
$\mathrm{D}_{\mathrm{H}}=$ Duty cycle for TTL inputs high
$N_{T}=$ Number of TTL inputs at $D_{H}$
${ }^{\text {I CCD }}=$ Dynamic current caused by an input transition pair (HLH or LHL)
$f_{0}=$ Clock frequency for registered devices, otherwise zero
$\mathrm{f}_{1}=$ Input signal frequency
$\mathrm{N}_{1}=$ Number of inputs changing at $\mathrm{f}_{1}$
All currents are in milliamperes and all frequencies are in megahertz.
$\|$ Values for these conditions are examples of the ICC formula.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


## CY54FCT841T, CY74FCT841T

## 10-BIT LATCHES

## WITH 3-STATE OUTPUTS

SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001
switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST LOAD | CY54FCT841AT |  | CY74FCT841AT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | Y | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 10 | 1.5 | 9 | ns |
| tPHL |  |  |  | 1.5 | 10 | 1.5 | 9 |  |
| tPLH | D | Y | $\begin{gathered} C_{L}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 15 | 1.5 | 13 | ns |
| tPHL |  |  |  | 1.5 | 15 | 1.5 | 13 |  |
| tPLH | LE | Y | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 13 | 1.5 | 12 | ns |
| tPHL |  |  |  | 1.5 | 13 | 1.5 | 12 |  |
| tPLH | LE | Y | $\begin{gathered} C_{L}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 20 | 1.5 | 16 | ns |
| tPHL |  |  |  | 1.5 | 20 | 1.5 | 16 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 13 | 1.5 | 11.5 | ns |
| tPZL |  |  |  | 1.5 | 13 | 1.5 | 11.5 |  |
| tPZH | $\overline{O E}$ | Y | $\begin{gathered} C_{\mathrm{L}}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 25 | 1.5 | 23 | ns |
| tPZL |  |  |  | 1.5 | 25 | 1.5 | 23 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Y | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \\ \hline \end{gathered}$ | 1.5 | 9 | 1.5 | 7 | ns |
| tpLZ |  |  |  | 1.5 | 9 | 1.5 | 7 |  |
| tPHZ | $\overline{O E}$ | Y | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 10 | 1.5 | 8 | ns |
| tpLZ |  |  |  | 1.5 | 10 | 1.5 | 8 |  |

switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST LOAD | CY74FCT841BT |  | CY74FCT841CT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | Y | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 6.5 | 1.5 | 5.5 | ns |
| tPHL |  |  |  | 1.5 | 6.5 | 1.5 | 5.5 |  |
| tPLH | D | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 13 | 1.5 | 13 | ns |
| tPHL |  |  |  | 1.5 | 13 | 1.5 | 13 |  |
| tPLH | LE | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 8 | 1.5 | 6.4 | ns |
| tPHL |  |  |  | 1.5 | 8 | 1.5 | 6.4 |  |
| tPLH | LE | Y | $\begin{gathered} C_{L}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 15.5 | 1.5 | 15 | ns |
| tPHL |  |  |  | 1.5 | 15.5 | 1.5 | 15 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 8 | 1.5 | 6.5 | ns |
| tPZL |  |  |  | 1.5 | 8 | 1.5 | 6.5 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Y | $\begin{gathered} C_{L}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 14 | 1.5 | 12 | ns |
| tPZL |  |  |  | 1.5 | 14 | 1.5 | 12 |  |
| tPHZ | $\overline{O E}$ | Y | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 6 | 1.5 | 5.7 | ns |
| tpLZ |  |  |  | 1.5 | 6 | 1.5 | 5.7 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Y | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega, \end{gathered}$ | 1.5 | 7 | 1.5 | 6 | ns |
| tPLZ |  |  |  | 1.5 | 7 | 1.5 | 6 |  |

## PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265


[^0]:    $\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, los tests should be performed last.
    § Per TTL-driven input $\left(\mathrm{V}_{I N}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND
    IT This parameter is derived for use in total power-supply calculations.

