



CYPRESS  
SEMICONDUCTOR

CY7B173  
CY7B174

## 32K x 9 Synchronous Cache R/W RAM

2

SRAMS

### Features

- Supports 50-MHz cache systems
- 32K by 9 common I/O
- BiCMOS for optimum speed/power
- 14-ns access delay (clock to output)
- Two-bit wraparound counter supporting the 486 burst sequence (7B173)
- Two-bit wraparound counter supporting the linear burst sequence (7B174)
- Separate address strobes from processor and from cache controller
- Synchronous self-timed write
- Direct interface with the processor and external cache controller

- Two complementary synchronous chip selects
- Asynchronous output enable

### Functional Description

The CY7B173 and CY7B174 are 32K by 9 synchronous cache RAMs designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 14 ns. A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.

The CY7B173 is designed for Intel i486-based systems; its counter follows the burst sequence of the i486. The CY7B174


is architected for other processors with linear burst sequences. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

A synchronous self-timed write mechanism is provided to simplify the write interface. Two complementary synchronous chip select inputs are provided to support two banks of memory (256 Kbytes) with no external logic. These signals, in conjunction with the asynchronous output enable (OE) signal, greatly simplify memory bank selection.

### Logic Block Diagram

### Pin Configurations

LCC/PLCC  
Top View



### Selector Guide

		7B173-14 7B174-14	7B173-18 7B174-18	7B173-21 7B174-21
Maximum Access Time (ns)		14	18	21
Maximum Operating Current (mA)	Commercial	210	210	210
	Military		230	230

## Functional Description (continued)

### Single Write Accesses Initiated by $\overline{\text{ADSP}}$

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\text{CS}_0 = 1$  and  $\text{CS}_1 = 0$  and (2)  $\overline{\text{ADSP}}$  is LOW.  $\overline{\text{ADSP}}$ -triggered write cycles are completed in two clock periods. The address at  $A_0$  through  $A_{14}$  is loaded into the address advancement logic and delivered to the RAM core. The write signal is ignored in this cycle because the cache tag or other external logic use this clock period to perform address comparisons or protection checks. If the write is allowed to proceed, the write input to the CY7B173 and CY7B174 will be pulled LOW before the next clock rise.

If  $\overline{\text{WE}}$  is LOW at the next clock rise, information presented at  $D_0$  through  $D_8$  will be stored into the location specified by the address advancement logic. Because the CY7B173 and CY7B174 are common I/O devices, the output enable signal ( $\overline{\text{OE}}$ ) must be deasserted before data from the CPU is delivered to  $D_0$  through  $D_8$ . As a safety precaution, the data lines ( $D_0$  through  $D_8$ ) are three-stated in the cycle where  $\overline{\text{WE}}$  is sampled LOW, regardless of the state of the  $\overline{\text{OE}}$  input.

### Single Write Accesses Initiated by $\overline{\text{ADSC}}$

This write access is initiated when the following conditions are satisfied at rising edge of the clock: (1)  $\text{CS}_0 = 1$  and  $\text{CS}_1 = 0$ , (2)  $\overline{\text{ADSC}}$  is LOW, and (3)  $\overline{\text{WE}}$  is LOW.  $\overline{\text{ADSC}}$  trigger accesses are completed in a single clock cycle.

The address at  $A_0$  through  $A_{14}$  is loaded into the address advancement logic and delivered to the RAM core. Information presented at  $D_0$  through  $D_8$  will be stored into the location specified by the address advancement logic. Since the CY7B173 and CY7B174 are common I/O devices, the output enable signal ( $\overline{\text{OE}}$ ) must be deasserted before data from the cache controller is delivered to  $D_0$  through  $D_8$ . As a safety precaution, the data lines ( $D_0$  through  $D_8$ ) are three-stated in the cycle where  $\overline{\text{WE}}$  is sampled LOW regardless of the state of the  $\overline{\text{OE}}$  input.

### Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\text{CS}_0 = 1$  and  $\text{CS}_1 = 0$ , (2)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is LOW, and (3)  $\overline{\text{WE}}$  is HIGH. The address at  $A_0$  through  $A_{14}$  is

stored into the address advancement logic and delivered to the RAM core. If the output enable ( $\overline{\text{OE}}$ ) signal is asserted (LOW), data will be available at  $D_0$  through  $D_8$  a maximum of 14 ns after clock rise.

### Burst Sequences

The CY7B173 provides a 2-bit wraparound counter implementing the Intel 80486 sequence (see Table 1). Note that the burst sequence depends on the location of the first burst address.

**Table 1. Counter Implementation for the Intel 80486 Sequence**

First Address		Second Address		Third Address		Fourth Address	
$A_{X+1}$	$A_X$	$A_{X+1}$	$A_X$	$A_{X+1}$	$A_X$	$A_{X+1}$	$A_X$
0	0	0	1	1	0	1	1
0	1	0	0	1	1	1	0
1	0	1	1	0	0	0	1
1	1	1	0	0	1	0	0


The CY7B174 provides a two-bit wraparound counter implementing a linear sequence (see Table 2).

**Table 2. Counter Implementation for a Linear Sequence**

First Address		Second Address		Third Address		Fourth Address	
$A_{X+1}$	$A_X$	$A_{X+1}$	$A_X$	$A_{X+1}$	$A_X$	$A_{X+1}$	$A_X$
0	0	0	1	1	0	1	1
0	1	1	0	1	1	0	0
1	0	1	1	0	0	0	1
1	1	0	0	0	1	1	0

### Application Example

Figure 1 shows a 128-Kbyte secondary cache for the i486 using four CY7B173 cache RAMs and a CY7B181 cache tag. Address from the i486 is checked by the cache tag at the beginning of each access. Match reset is delivered to the cache controller after 12 ns.



**Figure 1. Cache Using Four CY7B173s**

B173-3

## Pin Definitions

Signal Name	I/O	Description
A <sub>0</sub> – A <sub>14</sub>	I	Address Inputs
CLK	I	Clock
WE	I	Write Enable
OE	I	Output Enable
CS <sub>0</sub> , CS <sub>1</sub>	I	Chip Select
ADV	I	Address Advance
ADSP	I	Processor Address Strobe
ADSC	I	Cache Controller Address Strobe
D <sub>0</sub> – D <sub>8</sub>	I/O	Data I/O
V <sub>CC</sub>	–	+5V Power Supply
V <sub>SS</sub>	–	Ground
V <sub>CCQ</sub>	–	Output Buffer (Driver) Power Supply
V <sub>SSQ</sub>	–	Output Buffer (Driver) Ground
RESV	–	Reserved

## Pin Descriptions

Input Signals	
CLK	Clock signal used as the reference for most on-chip operations.
ADSP	Address strobe signal from the processor: ADSP is asserted when the processor address is valid. If ADSP is LOW at clock rise, the address at A <sub>0</sub> through A <sub>14</sub> will be loaded into the address register and the address advancement logic. The write signal, WE, is ignored in the clock cycle where ADSP is asserted. If both ADSP or ADSC are active at clock rise, only ADSP will be recognized.
ADSC	Address strobe signal from the cache controller: ADSC is asserted when a new address generated by the cache controller is ready to be strobed into the CY7B173/4. The write signal, WE, is recognized in the clock cycle where ADSC is asserted. If both ADSP and ADSC are active at clock rise, only ADSP will be recognized.
A <sub>0</sub> – A <sub>14</sub>	Address lines: These address inputs are loaded into the address register and the address advancement logic at clock rise if ADSP or ADSC is LOW. They are used to select one of the 32K locations.
WE	Write Enable: This signal is sampled at the rising edge of the clock signal. If WE = 0, a self-timed write operation will be initiated and data on D <sub>0</sub> – D <sub>8</sub> will be stored into the selected memory location. The only exception occurs if both ADSP and WE are LOW at clock rise. In this case, the write signal is ignored.
ADV	Address Advance input: ADV is sampled at the rising edge of the clock. In the case of the CY7B173, LOW at this input will advance the address in the advancement logic according to the Intel 80486 burst sequence. In the case of the CY7B174, the addresses will be advanced linearly. This input is ignored if ADSP or ADSC is active (LOW).
CS <sub>0</sub> – CS <sub>1</sub>	Chip Select inputs: CS <sub>0</sub> is active HIGH and CS <sub>1</sub> is active LOW. Both inputs are sampled at clock rise if ADSP or ADSC is LOW. The RAM is selected if CS <sub>0</sub> = 1 and CS <sub>1</sub> = 0.
OE	Output Enable: OE is an asynchronous signal that disables all output drivers (D <sub>0</sub> – D <sub>8</sub> ) when it is deasserted. OE should be deasserted during write cycles because the CY7B173/4 is a common I/O device and three-state conflict may occur at the data pins.
NC	No Connect: This input can be left floating or tied to V <sub>SS</sub> or V <sub>CC</sub> .
Bidirectional Signals	
D <sub>0</sub> – D <sub>8</sub>	Data I/O lines: During a read cycle, if OE is asserted, data in the selected location will appear at these pins. During a write cycle, data presented at these pins is captured at clock rise and stored into the selected RAM location if WE is LOW. All nine outputs will be placed in a three-state condition when OE is deasserted, when the RAM is deselected via the chip select inputs, or during a write cycle.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	– 65°C to +150°C
Ambient Temperature with Power Applied	– 55°C to +125°C
Supply Voltage on V <sub>CC</sub> Relative to GND	– 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	– 0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[1]</sup>	– 0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

## Operating Range

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Military	– 55°C to +125°C	5V ± 10%

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	7B173–14 7B174–14		7B173–18, 21 7B174–18, 21		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = – 4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		– 0.5	0.8	– 0.5	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	– 10	+10	– 10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	– 100	+100	– 100	+100	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[3]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		– 300		– 300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	Com'l	210		210	mA
			Mil			230	

## Capacitance<sup>[4]</sup>



Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub> : Addresses	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	4.5	pF
C <sub>IN</sub> : Other Inputs			6	pF
C <sub>OUT</sub>	Output Capacitance		13	pF

### Notes:

- V<sub>IL</sub> (min.) = – 1.5V for pulse durations of less than 20 ns.
- T<sub>A</sub> is the “instant on” case temperature.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.


- Tested initially and after any design or process changes that may affect these parameters (PLCC package).

## AC Test Loads and Waveforms



B173–5

Equivalent to: THÉVENIN EQUIVALENT



## Switching Characteristics Over the Operating Range<sup>[5]</sup>


Parameter	Description	7B173-14 7B174-14		7B173-18 7B174-18		7B173-21 7B173-21		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CYC</sub>	Clock Cycle Time	20		25		30		ns
f <sub>MAX</sub>	Maximum Frequency		50		40		33	MHz
t <sub>CH</sub>	Clock HIGH	8		10		12		ns
t <sub>CL</sub>	Clock LOW	8		10		12		ns
t <sub>AS</sub>	Address Set-Up Before CLK Rise	2		4		5		ns
t <sub>AH</sub>	Address Hold After CLK Rise	2		3		4		ns
t <sub>CDV</sub>	Data Output Valid After CLK Rise		14		18		21	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	3		3		3		ns
t <sub>ADS</sub>	ADSP, ADSC Set-Up Before CLK Rise	3		4		5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	2		3		4		ns
t <sub>WES</sub>	WE Set-Up Before CLK Rise	3		4		5		ns
t <sub>WEH</sub>	WE Hold After CLK Rise	2		3		4		ns
t <sub>ADVS</sub>	ADV Set-Up Before CLK Rise	3		4		5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	2		3		4		ns
t <sub>DS</sub>	Data Input Set-Up Before CLK Rise	3		4		5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	2		3		4		ns
t <sub>CSS</sub>	Chip Select Set-Up	3		4		5		ns
t <sub>CSH</sub>	Chip Select Hold After CLK Rise	2		3		4		ns
t <sub>CSOZ</sub>	Chip Select Sampled to Output High Z <sup>[6, 7]</sup>		10		12		14	ns
t <sub>CSOV</sub>	Chip Select Sampled to Output Valid	3	14	3	18	3	21	ns
t <sub>EOZ</sub>	OE HIGH to Output High Z <sup>[6]</sup>		7		9		11	ns
t <sub>EOV</sub>	OE LOW to Output Valid		7		9		11	ns
t <sub>WEOZ</sub>	WE Sampled LOW to Output High Z <sup>[6]</sup>		10		12		14	ns
t <sub>WEOV</sub>	WE Sampled HIGH to Output Valid	3	14	3	18	3	21	ns

### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 85-pF load capacitance.
- t<sub>CSOZ</sub>, t<sub>EOZ</sub>, and t<sub>WEOZ</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.
- At any given voltage and temperature, t<sub>CSOZ</sub> (t<sub>WEOZ</sub>) min. is less than t<sub>CSOV</sub> (t<sub>WEOV</sub>) min.


## Switching Waveforms

### Single Read



B173-7

### Single 486 Write




B173-6

## Switching Waveforms (continued)


### Single Cache Controller Write

2  
SRAMs



B173-8


### Burst Read Sequence with Four Accesses




B173-9

## Switching Waveforms (continued)

### Cache Controller Burst Write Sequence with Four Accesses Followed by a Single Read Cycle




### Output (Controlled by $\overline{OE}$ )




## Switching Waveforms (continued)

### Output Timing (Controlled by CS)



B173-12

### Output Timing (Controlled by WE)



B173-13

## Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
14	CY7B173-14JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
18	CY7B173-18JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7B173-18LC	L67	44-Square Leadless Chip Carrier	
	CY7B173-18LMB	L67	44-Square Leadless Chip Carrier	Military
21	CY7B173-21JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7B173-21LC	L67	44-Square Leadless Chip Carrier	
	CY7B173-21LMB	L67	44-Square Leadless Chip Carrier	Military

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
14	CY7B174-14JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
18	CY7B174-18JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7B174-18LC	L67	44-Square Leadless Chip Carrier	
	CY7B174-18LMB	L67	44-Square Leadless Chip Carrier	Military
21	CY7B174-21JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7B174-21LC	L67	44-Square Leadless Chip Carrier	
	CY7B174-21LMB	L67	44-Square Leadless Chip Carrier	Military

Document #: 38-00154-B