



# VPDV SERIES DIE

## P-Channel Enhancement-Mode MOS Transistors

T-37-25


PART NUMBER	$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ ( $\Omega$ )	DEVICES	PERFORMANCE CURVES
VPDV1CHP	100	5	<ul style="list-style-type: none"> <li>VP0808B/L/M</li> <li>VP1008B/L/M</li> <li>VQ2004J (VPDV10 x 4)</li> <li>VQ2006J (VPDV10 x 4)</li> </ul>	VPDV10
VPDV2CHP	240	10	<ul style="list-style-type: none"> <li>TP2010L</li> <li>TP2410L</li> <li>VP2410L</li> </ul>	VPDV24

### DESIGNED FOR:

- Switching
- Amplification

### FEATURES

- Low  $r_{DS(ON)}$



Back of Chip Is Drain

Nominal Thickness  
0.009 inches  
0.228 mm

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS
		VPDV1CHP	VPDV2CHP	
Drain-Source Voltage	$V_{DS}$	-100	-240	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 30$	
Operating and Storage Temperature	$T_J, T_{stg}$	-55 to 150		$^\circ\text{C}$

## VPDV SERIES DIE



SPECIFICATIONS <sup>a</sup>			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>b</sup>	VPDV1CHP		UNIT
				MIN	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D = -10 \mu A, V_{GS} = 0 V$	-110	-100		V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -1 mA$	-3.4	-2	-4.5	
Gate-Body Leakage <sup>c</sup>	$I_{GSS}$	$V_{GS} = \pm 20 V, V_{DS} = 0 V$ $T_J = 125^\circ C$	$\pm 1$			nA
			$\pm 5$			
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -100 V, V_{GS} = 0 V$ $T_J = 125^\circ C$	-0.001			$\mu A$
			-0.40			
On-State Drain Current	$I_{D(ON)}$	$V_{DS} = -15 V, V_{GS} = -12 V$	-2	-1.1		mA
Drain-Source On-Resistance <sup>c</sup>	$r_{DS(ON)}$	$V_{GS} = -10 V, I_D = -1 A$ $T_J = 125^\circ C$	2.5		5	$\Omega$
			4.3			
Forward Transconductance <sup>c</sup>	$g_{FS}$	$V_{DS} = -10 V, I_D = -0.5 A$	325			mS
Common Source Output Conductance <sup>c</sup>	$g_{OS}$	$V_{DS} = -7.5 V, I_D = -0.1 A$	450			$\mu S$
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{DS} = -25 V, V_{GS} = 0 V$ $f = 1 MHz$	75			pF
Output Capacitance	$C_{oss}$		40			
Reverse Transfer Capacitance	$C_{rss}$		18			
<b>SWITCHING</b>						
Turn-On Time	$t_{d(ON)}$	$V_{DD} = -25 V, R_L = 47 \Omega$ $I_D = -0.5 A, V_{GEN} = -10 V$ $R_G = 25 \Omega$  (Switching time is essentially independent of operating temperature)	11			ns
	$t_r$		30			
Turn-Off Time	$t_{d(OFF)}$		20			
	$t_f$		20			

## NOTES:

- a.  $T_A = 25^\circ C$  unless otherwise noted.  
 b. For design aid only, not subject to production testing.  
 c. Pulse test;  $PW = \leq 300 \mu S$ , duty cycle  $\leq 3\%$ .



# VPDV SERIES DIE

SPECIFICATIONS <sup>a</sup>			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>b</sup>	VPDV2CHP		UNIT
				MIN	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D = -5 \mu A, V_{GS} = 0 V$	-255	-240		V
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -2.5 mA$	-2.25	-1.0	-2.4	
Gate-Body Leakage <sup>c</sup>	$I_{GSS}$	$V_{GS} = \pm 20 V, V_{DS} = 0 V$ $T_J = 125^\circ C$	$\pm 1$ $\pm 5$			nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -180 V, V_{GS} = 0 V$ $T_J = 125^\circ C$	-0.001 -0.40			$\mu A$
On-State Drain Current	$I_{D(ON)}$	$V_{DS} = -10 V, V_{GS} = -4.5 V$	-300	-150		mA
Drain-Source On-Resistance <sup>c</sup>	$r_{DS(ON)}$	$V_{GS} = -10 V, I_D = -100 mA$	7		10	$\Omega$
		$V_{GS} = -4.5 V, I_D = -100 mA$	8.5		10	
		$T_J = 125^\circ C$	15.5			
Forward Transconductance <sup>c</sup>	$g_{FS}$	$V_{DS} = -10 V, I_D = -100 mA$	175			mS
Common Source Output Conductance <sup>c</sup>	$g_{OS}$	$V_{DS} = -10 V, I_D = -50 mA$	125			$\mu S$
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{DS} = -25 V, V_{GS} = 0 V$ $f = 1 MHz$	65			pF
Output Capacitance	$C_{oss}$		20			
Reverse Transfer Capacitance	$C_{rss}$		8			
<b>SWITCHING</b>						
Turn-On Time	$t_{d(ON)}$	$V_{DD} = -25 V, R_L = 250 \Omega$ $I_D = -100 mA, V_{GEN} = -10 V$ $R_G = 25 \Omega$  (Switching time is essentially independent of operating temperature)	7			ns
	$t_r$		18			
Turn-Off Time	$t_{d(OFF)}$		45			
	$t_f$		45			

## NOTES:

- a.  $T_A = 25^\circ C$  unless otherwise noted  
 b. For design aid only, not subject to production testing.  
 c. Pulse test;  $PW = \leq 300 \mu S$ , duty cycle  $\leq 2\%$