



VPDV SERIES DIE

P-Channel Enhancement-Mode MOS Transistors

T-37-25


PART NUMBER	$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ (Ω)	DEVICES	PERFORMANCE CURVES
VPDV1CHP	100	5	- VP0808B/L/M - VP1008B/L/M - VQ2004J (VPDV10 x 4) - VQ2006J (VPDV10 x 4)	VPDV10
VPDV2CHP	240	10	- TP2010L - TP2410L - VP2410L	VPDV24

DESIGNED FOR:

- Switching
- Amplification

FEATURES

- Low $r_{DS(ON)}$



Back of Chip Is Drain

Nominal Thickness
0.009 inches
0.228 mm

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS
		VPDV1CHP	VPDV2CHP	
Drain-Source Voltage	V_{DS}	-100	-240	V
Gate-Source Voltage	V_{GS}	± 20	± 30	
Operating and Storage Temperature	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$

VPDV SERIES DIE



SPECIFICATIONS ^a			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	VPDV1CHP		UNIT
				MIN	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	I _D = -10 μA, V _{GS} = 0 V	-110	-100		V
Gate-Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -1 mA	-3.4	-2	-4.5	
Gate-Body Leakage ^c	I _{GSS}	V _{GS} = ± 20 V, V _{DS} = 0 V	± 1			nA
		T _J = 125°C	± 5			
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -100 V, V _{GS} = 0 V	-0.001			μA
		T _J = 125°C	-0.40			
On-State Drain Current	I _{D(ON)}	V _{DS} = -15 V, V _{GS} = -12 V	-2	-1.1		mA
Drain-Source On-Resistance ^c	r _{DS(ON)}	V _{GS} = -10 V, I _D = -1 A	2.5		5	Ω
		T _J = 125°C	4.3			
Forward Transconductance ^c	g _{FS}	V _{DS} = -10 V, I _D = -0.5 A	325			mS
Common Source Output Conductance ^c	g _{OS}	V _{DS} = -7.5 V, I _D = -0.1 A	450			μS
DYNAMIC						
Input Capacitance	C _{iss}	V _{DS} = -25 V, V _{GS} = 0 V f = 1 MHz	75			pF
Output Capacitance	C _{oss}		40			
Reverse Transfer Capacitance	C _{rss}		18			
SWITCHING						
Turn-On Time	t _{d(ON)}	V _{DD} = -25 V, R _L = 47 Ω I _D = -0.5 A, V _{GEN} = -10 V R _G = 25 Ω	11			ns
	t _r		30			
Turn-Off Time	t _{d(OFF)}	(Switching time is essentially independent of operating temperature)	20			
	t _f		20			

NOTES:

a. $T_A = 25^\circ C$ unless otherwise noted.

b. For design aid only, not subject to production testing.

c. Pulse test; $PW = \leq 300 \mu S$, duty cycle $\leq 3\%$.



VPDV SERIES DIE

SPECIFICATIONS ^a			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	VPDV2CHP		UNIT
				MIN	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	I _D = -5 μA, V _{GS} = 0 V	-255	-240		V
Gate-Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -2.5 mA	-2.25	-1.0	-2.4	
Gate-Body Leakage ^c	I _{GSS}	V _{GS} = ±20 V, V _{DS} = 0 V	±1			nA
		T _J = 125°C	±5			
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -180 V, V _{GS} = 0 V	-0.001			μA
		T _J = 125°C	-0.40			
On-State Drain Current	I _{D(ON)}	V _{DS} = -10 V, V _{GS} = -4.5 V	-300	-150		mA
Drain-Source On-Resistance ^c	r _{DS(ON)}	V _{GS} = -10 V, I _D = -100 mA	7		10	Ω
		V _{GS} = -4.5 V, I _D = -100 mA	8.5		10	
		T _J = 125°C	15.5			
Forward Transconductance ^c	g _{FS}	V _{DS} = -10 V, I _D = -100 mA	175			mS
Common Source Output Conductance ^c	g _{OS}	V _{DS} = -10 V, I _D = -50 mA	125			μS
DYNAMIC						
Input Capacitance	C _{iss}	V _{DS} = -25 V, V _{GS} = 0 V f = 1 MHz	65			pF
Output Capacitance	C _{oss}		20			
Reverse Transfer Capacitance	C _{rss}		8			
SWITCHING						
Turn-On Time	t _{d(ON)}	V _{DD} = -25 V, R _L = 250 Ω I _D = -100 mA, V _{GEN} = -10 V R _G = 25 Ω (Switching time is essentially independent of operating temperature)	7			ns
	t _r		18			
Turn-Off Time	t _{d(OFF)}		45			
	t _f		45			

NOTES:

a. $T_A = 25^\circ C$ unless otherwise noted

b. For design aid only, not subject to production testing.

c. Pulse test; $PW = \leq 300 \mu S$, duty cycle $\leq 2\%$