408-943-2600



512K x 8 Static RAM

Features

- · High speed
 - $-t_{AA} = 15 \text{ ns}$
- · Low active power
 - -504 mW (max.)
- Low CMOS standby power (Commercial L version)
 - 1.8 mW (max.)
- 2.0V Data Retention (660 μW at 2.0V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features


Functional Description

The CY7C1049V33 is a high-performance CMOS Static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and three-state drivers. Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O_0) through I/O_7) is then written into the location specified on the address pins (A_0 through A_{18}).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1049V33 is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.



Selection Guide

		1049V33-12	1049V33-15	1049V33-17	1049V33-20	1049V33-25
Maximum Access Time (ns)	12	15	17	20	25	
Maximum Operating Current (m.	150	140	130	120	110	
Maximum CMOS Standby	Com'l/Ind'l	8	8	8	8	8
Current (mA)	Com'l L	0.5	0.5	0.5	0.5	0.5

Shaded areas contain preliminary information.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on $\rm V_{CC}$ to Relative $\rm GND^{[1]}$ $-0.5\rm V$ to +4.6V DC Voltage Applied to Outputs in High Z State^[1].....-0.5V to V_{CC} + 0.5V

DC Input Voltage ^[1]	-0.5 V to V_{CC} + 0.5 V
Current into Outputs (LOW)	20 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	$3.3 \text{V} \pm 0.3 \text{V}$
Industrial	-40°C to +85°C	

Electrical Characteristics Over the Operating Range

Parame- ter	Description	Test Condit	ions	7C104	9V33-12	7C104	9V33-15	7C1049V33-17		
			Min. Max		Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$				2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA					0.4		0.4	V
V _{IH}	Input HIGH Voltage					2.2	V _{CC} + 0.5	2.2	V _{CC} + 0.5	V
V_{IL}	Input LOW Voltage[1]			-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled		-1	+1	-1	+1	-1	+1	μΑ
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $f = f_{MAX} = 1/t_{RC}$			150		140		130	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = f_{\text{MAX}} \end{aligned}$	_N ≥ V _{IH} or		30		30		30	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l/Ind'l		8		8		8	mΑ
	Power-Down Current —CMOS Inputs	$\label{eq:center_constraints} \begin{split} \text{CE} &\geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ \text{or V}_{\text{IN}} &\leq 0.3\text{V}, \text{f=0} \end{split}$	$E \ge V_{CC} - 0.3V, \\ I_{IN} \ge V_{CC} - 0.3V, \\ r V_{IN} \le 0.3V, f=0$		0.5		0.5		0.5	mA

Shaded areas contain preliminary information.

V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
 T_A is the "Instant On" case temperature.



Electrical Characteristics Over the Operating Range (continued)


				7C10	49V33-20	7C10	49V33-25	
Parameter	Description	Test Conditi	ons	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA					0.4	V
V _{IH}	Input HIGH Voltage					2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage ^[1]		-0.5	0.8	-0.5	0.8	V	
I _{IX}	Input Load Current	$GND \leq V_1 \leq V_{CC}$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$	$\begin{aligned} & \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$			– 1	+1	μΑ
Icc	V _{CC} Operating Supply Current	$V_{CC} = Max.,$ $f = f_{MAX} = 1/t_{RC}$			120		110	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = f_{\text{MAX}} \end{aligned}$		30		30	mA	
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l/Ind'l		8		8	mA
	Power-Down Current —CMOS Inputs				0.5		0.5	mA

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	I/O Capacitance	$V_{CC} = 3.3V$	8	pF

Note:

AC Test Loads and Waveforms



Document #: 38-05067 Rev. **

^{3.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[5] Over the Operating Range

		7C1049	9V33-12	7C1049	9V33-15	7C1049	9V33-17	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	E	•	•	•	•		•	-
t _{RC}	Read Cycle Time	12		15		17		ns
t _{AA}	Address to Data Valid		12		15		17	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15		17	ns
t _{DOE}	OE LOW to Data Valid		6		7		8	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		6		7		8	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		6		7		8	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		15		17	ns
WRITE CYC	LE ^[7, 8]							
t _{WC}	Write Cycle Time	12		15		17		ns
t _{SCE}	CE LOW to Write End	10		12		13		ns
t _{AW}	Address Set-Up to Write End	10		12		13		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	10		12		13		ns
t _{SD}	Data Set-Up to Write End	7		8		9		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		6		7		8	ns

Shaded areas contain preliminary information.

Notes:

 ^{4.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l_{OL}/l_{OH} and 30-pF load capacitance.
 5. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

HIZOE, HIZOE, HIZOE, HIZOE, HIZOE HIZOE HIZOE IN BUILDING THE LOUIS THE INTERIOR HIZOE HIZOE.
 At any given temperature and voltage condition, t_{HZOE} is less than t_{LZOE}, t_{HZOE}, and t_{HZOE} for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Characteristics^[5] Over the Operating Range (continued)

		7C1049	9V33-20	7C1049		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLI	Ē	<u> </u>	I.	I	l	
t _{RC}	Read Cycle Time	20		25		ns
t _{AA}	Address to Data Valid		20		25	ns
t _{OHA}	Data Hold from Address Change	3		5		ns
t _{ACE}	CE LOW to Data Valid		20		25	ns
t _{DOE}	OE LOW to Data Valid		8		10	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		8		10	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		5		ns
t _{HZCE}	HZCE CE HIGH to High Z ^[5, 6]		8		10	ns
t _{PU}	CE LOW to Power-Up			0		ns
t _{PD}	CE HIGH to Power-Down		20		25	ns
WRITE CYCL	E ^[7]		•	•	•	
t _{WC}	Write Cycle Time	20		25		ns
t _{SCE}	CE LOW to Write End	13		15		ns
t _{AW}	Address Set-Up to Write End	13		15		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE} WE Pulse Width		13		15		ns
t _{SD}	Data Set-Up to Write End	9		10		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		5		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		8		10	ns


Data Retention Characteristics Over the Operating Range (For L version only)

Parameter	Description	Conditions ^[10]	Min.	Max	Unit
V_{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$\underline{V_{CC}} = V_{DR} = 2.0V,$		330	μΑ
t _{CDR} ^[3]	Chip Deselect to Data Retention Time	$\overline{CE} \ge V_{CC} - 0.3V$ $V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$	0		ns
t _R ^[9]	Operation Recovery Time		t _{RC}		ns

^{9.} $t_r \le 3$ ns for the -12 and -15 speeds. $t_r \le 5$ ns for the -20 ns and slower speeds. 10. No input may exceed $V_{CC} + 0.5V$.




Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[11, 12]



Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled)[12, 13]




Notes:

- Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1(WE Controlled, OE HIGH During Write)[14, 15]



Write Cycle No. 2 (WE Controlled, OE LOW)[15]



Notes:

- 14. Data I/O is high impedance if OE = V_{IH}.
 15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
 16. During this period the I/Os are in the output state and input signals should not be applied.

Truth Table

CE	OE	WE	I/O ₀ – I/O ₇	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1049V33-12VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049V33L-12VC	V36	36-Lead (400-Mil) Molded SOJ	
15	CY7C1049V33-15VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049V33L-15VC	V36	36-Lead (400-Mil) Molded SOJ	
17	CY7C1049V33-17VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049V33L-17VC	V36	36-Lead (400-Mil) Molded SOJ	
20	CY7C1049V33-20VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049V33L-20VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049V33-20VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
25	CY7C1049V33-25VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049V33-25VI	v36	36-Lead (400-Mil) Molded SOJ	Industrial

Package Diagram

36-Lead (400-Mil) Molded SOJ V36





	Document Title: 512K x 8 Static RAM Document Number: 38-05067							
REV.	Issue Orig. of Change Description of Change							
**	107260	07/11/01	SZV	Change from Spec number: 38-00643 to 38-05067				