



CYPRESS

PRELIMINARY

CY7C106A

256K x 4 Static RAM

**Features**

- **High speed**  
—  $t_{AA} = 12 \text{ ns}$
- **CMOS for optimum speed/power**
- **Low active power**  
— 910 mW
- **Low standby power**  
— 275 mW
- **2.0V data retention (optional)**  
— 100  $\mu\text{W}$
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**

**Functional Description**


The CY7C106A is a high-performance CMOS static RAM organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{\text{CE}}$ ), an active LOW output enable ( $\overline{\text{OE}}$ ), and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 65% when deselected.

Writing to the device is accomplished by taking chip enable ( $\overline{\text{CE}}$ ) and write enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the four I/O pins ( $\text{I/O}_0$  through  $\text{I/O}_3$ ) is then written into the location specified on the address pins ( $\text{A}_0$  through  $\text{A}_{17}$ ).

Reading from the device is accomplished by taking chip enable ( $\overline{\text{CE}}$ ) and output enable ( $\overline{\text{OE}}$ ) LOW while forcing write enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the four I/O pins.

The four input/output pins ( $\text{I/O}_0$  through  $\text{I/O}_3$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  LOW).

The CY7C106A is available in standard 400-mil-wide DIPs and SOJs.

**Logic Block Diagram**

C106A-1

**Pin Configuration**

DIP/SOJ Top View	
$\text{A}_0$	1
$\text{A}_1$	2
$\text{A}_2$	3
$\text{A}_3$	4
$\text{A}_4$	5
$\text{A}_5$	6
$\text{A}_6$	7
$\text{A}_7$	8
$\text{A}_8$	9
$\text{A}_9$	10
$\text{A}_{10}$	11
$\text{A}_{11}$	12
$\text{A}_{12}$	13
$\text{A}_{13}$	14
$\text{A}_{14}$	15
$\text{A}_{15}$	16
$\text{A}_{16}$	17
$\text{A}_{17}$	18
$\text{V}_{CC}$	27
$\text{A}_{17}$	26
$\text{A}_{16}$	25
$\text{A}_{15}$	24
$\text{A}_{14}$	23
$\text{A}_{13}$	22
$\text{A}_{12}$	21
$\text{A}_{11}$	20
NC	19
$\text{I/O}_3$	18
$\text{I/O}_2$	17
$\text{I/O}_1$	16
$\text{I/O}_0$	15
$\text{WE}$	14
GND	13

C106A-2

**Selection Guide**

	7C106A-12	7C106A-15	7C106A-20	7C106A-25	7C106A-35
Maximum Access Time (ns)	12	15	20	25	35
Maximum Operating Current (mA)	Commercial	165	155	145	130
	Military		165	150	140
Maximum Standby Current (mA)	Commercial	50	30	30	25
	Military		40	30	30

Shaded area contains advanced information.

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $\text{V}_{\text{CC}}$  Relative to GND<sup>[1]</sup> .....  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Voltage Applied to Outputs  
in High Z State<sup>[1]</sup> .....  $-0.5\text{V}$  to  $\text{V}_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[1]</sup> .....  $-0.5\text{V}$  to  $\text{V}_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

### Operating Range

Range	Ambient Temperature <sup>[2]</sup>	$\text{V}_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Military	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

### Electrical Characteristics Over the Operating Range<sup>[3]</sup>

Parameter	Description	Test Conditions	7C106A-12		7C106A-15		7C106A-20		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
$\text{V}_{\text{OH}}$	Output HIGH Voltage	$\text{V}_{\text{CC}} = \text{Min.}$ , $\text{I}_{\text{OH}} = -4.0\text{ mA}$	2.4		2.4		2.4		V
$\text{V}_{\text{OL}}$	Output LOW Voltage	$\text{V}_{\text{CC}} = \text{Min.}$ , $\text{I}_{\text{OL}} = 8.0\text{ mA}$			0.4		0.4		V
$\text{V}_{\text{IH}}$	Input HIGH Voltage		2.2	$\text{V}_{\text{CC}} + 0.3$	2.2	$\text{V}_{\text{CC}} + 0.3$	2.2	$\text{V}_{\text{CC}} + 0.3$	V
$\text{V}_{\text{IL}}$	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
$\text{I}_{\text{IX}}$	Input Load Current	$\text{GND} \leq \text{V}_I \leq \text{V}_{\text{CC}}$	-1	+1	-1	+1	-1	+1	$\mu\text{A}$
$\text{I}_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq \text{V}_I \leq \text{V}_{\text{CC}}$ , Output Disabled	-5	+5	-5	+5	-5	+5	$\mu\text{A}$
$\text{I}_{\text{OS}}$	Output Short Circuit Current <sup>[4]</sup>	$\text{V}_{\text{CC}} = \text{Max.}$ , $\text{V}_{\text{OUT}} = \text{GND}$			-300		-300		mA
$\text{I}_{\text{CC}}$	V <sub>CC</sub> Operating Supply Current	$\text{V}_{\text{CC}} = \text{Max.}$ , $\text{I}_{\text{OUT}} = 0\text{ mA}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Com'l		165		155		mA
			Mil				165		150
$\text{I}_{\text{SB1}}$	Automatic CE Power-Down Current — TTL Inputs	$\text{Max. } \text{V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}$ , $\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}$ or $\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}$ , $f = f_{\text{MAX}}$	Com'l		50		30		mA
			Mil				40		30
$\text{I}_{\text{SB2}}$	Automatic CE Power-Down Current — CMOS Inputs	$\text{Max. } \text{V}_{\text{CC}}$ , $\overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V}$ , $\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}$ or $\text{V}_{\text{IN}} \leq 0.3\text{V}$ , $f=0$	Com'l		10		10		mA
			L		2		2		2
			Mil				10		10
			L				2		2

Shaded area contains advanced information.

#### Notes:

1.  $\text{V}_{\text{IL}}(\text{min.}) = -2.0\text{V}$  for pulse durations of less than 20 ns.
2.  $T_A$  is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

**Electrical Characteristics Over the Operating Range<sup>[3]</sup> (continued)**



Parameter	Description	Test Conditions	7C106A-25		7C106A-35		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[4]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	Com'l		130		125
			Mil		140		135
I <sub>SB1</sub>	Automatic CE Power-Down Current — TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	Com'l		30		25
			Mil		30		25
I <sub>SB2</sub>	Automatic CE Power-Down Current — CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f=0	Com'l		10		10
			L		2		2
			Mil		10		10
			L		2		2

**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub> : Addresses	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	7	pF
C <sub>IN</sub> : Controls			10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


**Note:**

5. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


C106A-4

Equivalent to: THÉVENIN EQUIVALENT



**Switching Characteristics Over the Operating Range<sup>[3, 6]</sup>**

Parameter	Description	7C106A-12		7C106A-15		7C106A-20		7C106A-25		7C106A-35		Unit
		Min.	Max.									
<b>READ CYCLE</b>												
t <sub>RC</sub>	Read Cycle Time	12		15		20		25		35		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20		25		35	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		20		25		35	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		8		10		10	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 8]</sup>		6		7		8		10		10	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[8]</sup>	3		3		3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 8]</sup>		6		7		8		10		10	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		20		25		35	ns
<b>WRITE CYCLE<sup>[9,10]</sup></b>												
t <sub>WC</sub>	Write Cycle Time	12		15		20		25		35		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		15		20		25		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		15		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		12		15		20		25		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		10		15		20		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[8]</sup>	2		3		3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[7, 8]</sup>		6		7		8		10		10	ns

Shaded area contains advanced information.

**Notes:**


- 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 7. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- 8. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
- 9. The internal write time of the memory is defined by the overlap of CE and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- 10. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

**Data Retention Characteristics Over the Operating Range (L Version Only)**


Parameter	Description	Conditions <sup>[11]</sup>	Commercial		Military		Unit	
			Min.	Max.	Min.	Max.		
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0		2.0		V	
I <sub>CCDR</sub>	Data Retention Current	V <sub>CC</sub> = V <sub>DR</sub> = 2.0V, CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V		50		70		µA
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0		0		ns	
t <sub>R</sub> <sup>[5]</sup>	Operation Recovery Time		t <sub>RC</sub>		t <sub>RC</sub>		ns	

**Note:**


 11. No input may exceed V<sub>CC</sub> + 0.5V.

**Data Retention Waveform**


C106A-5

**Switching Waveforms**
**Read Cycle No. 1<sup>[12, 13]</sup>**


C106A-6



**Read Cycle No. 2 (OE Controlled)<sup>[13, 14]</sup>**


C106A-7

**Notes:**

12. Device is continuously selected,
- $\overline{OE}$
- and
- $\overline{CE} = V_{IL}$
- .
- 
- 13.
- $\overline{WE}$
- is HIGH for read cycle.

14. Address valid prior to or coincident with
- $\overline{CE}$
- transition LOW.


**Switching Waveforms (continued)**
**Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[15, 16]</sup>**

**Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[15, 16]</sup>**

**Notes:**

15. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

16. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

## Switching Waveforms

Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[10, 16]</sup>



C106A-10

## Truth Table

CE	OE	$\overline{WE}$	Input/Output	Mode	Power
H	X	X	High Z	Power-Down	Standby ( $I_{SB}$ )
L	L	H	Data Out	Read	Active ( $I_{CC}$ )
L	X	L	Data In	Write	Active ( $I_{CC}$ )
L	H	H	High Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )

## Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C106A-12PC	P41	28-Lead (400-Mil) Molded DIP	Commercial
	CY7C106A-12VC	V28	28-Lead (400-Mil) Molded SOJ	
15	CY7C106A-15PC	P41	28-Lead (400-Mil) Molded DIP	Commercial
	CY7C106A-15VC	V28	28-Lead (400-Mil) Molded SOJ	
	CY7C106A-15DMB	D42	28-Lead (400-Mil) CerDIP	Military
20	CY7C106A-20PC	P41	28-Lead (400-Mil) Molded DIP	Commercial
	CY7C106A-20VC	V28	28-Lead (400-Mil) Molded SOJ	
	CY7C106A-20DMB	D42	28-Lead (400-Mil) CerDIP	Military
25	CY7C106A-25PC	P41	28-Lead (400-Mil) Molded DIP	Commercial
	CY7C106A-25VC	V28	28-Lead (400-Mil) Molded SOJ	
	CY7C106A-25DMB	D42	28-Lead (400-Mil) CerDIP	Military
35	CY7C106A-35PC	P41	28-Lead (400-Mil) Molded DIP	Commercial
	CY7C106A-35VC	V28	28-Lead (400-Mil) Molded SOJ	
	CY7C106A-35DMB	D42	28-Lead (400-Mil) CerDIP	Military

Shaded area contains advanced information.

Contact factory for "L" version availability.



**MILITARY SPECIFICATIONS  
Group A Subgroup Testing**
**DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3



**Switching Characteristics**

Parameter	Subgroups
<b>READ CYCLE</b>	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11
t <sub>ACE</sub>	7, 8, 9, 10, 11
t <sub>DOE</sub>	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>SCE</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11

Document #: 38-00230-B

**Package Diagrams**
**28-Lead (400-Mil) CerDIP D42**

**28-Lead (400-Mil) Molded DIP P41**


**Package Diagrams (continued)**
**28-Lead (400-Mil) Molded SOJ V28**

 DIMENSIONS IN INCHES MIN.  
 MAX.

DETAIL A  
EXTERNAL LEAD DESIGN


2589662 0017186 524

10