



2K x 16 Reprogrammable State Machine PROM

- **High speed: 100-MHz operation**
 - $t_{CP} = 10 \text{ ns}$
 - $t_{CKO} = 8 \text{ ns}$
 - $t_{AS} = 2 \text{ ns}$
- **11-bit-wide state word**
- **Can be programmed as asynchronous**
PROM $t_{AA} = 18 \text{ ns}$
- **Optimum speed/ power**
- **Individually bypassable input and output registers**
- **Individually programmable address/ feedback muxes**
- **Synchronous and asynchronous chip select**
- **Synchronous and asynchronous INIT and programmable initialize word**
- **16 outputs (CY7C259)**
- **Software support**
- **CY7C258 available in 28-pin, 300-mil plastic and ceramic DIP, LCC, PLCC**
- **CY7C259 available in 44-pin LCC and PLCC**
- **Reprogrammable in windowed packages**
- **Capable of withstanding greater than 2001V static discharge**

The CY7C258 and CY7C259 are 2K x 16 CMOS PROMs specifically designed for use in state machine applications.

State machines are one of the most common applications for registered PROMs. The CY7C258 and CY7C259 feature internal state feedback and a variety of programmable features to support 100-MHz state machines with as many as 2,048 distinct states.

It is easy to use a PROM as a state machine. Each array location contains output data as well as information fed back to select the next state. Note that a PROM is only limited by the number of array inputs. If a given state machine can be implemented in the number of inputs/feedbacks available (11 on the CY7C258/259), then it will always fit in the device. No software minimization is required.

Among the programmable features of the CY7C258/CY7C259 are individually bypassable input and output registers. The registers run off the same clock for pipeline capability. Each individual register can be programmed to capture data at the rising edge of the clock or to be transparent.


The registers at the inputs are useful for signals that require short set-up times ($t_{AS} = 2$ ns). The input register does introduce a cycle of latency, however. For signals that directly affect the next state of the machine, each input register can be bypassed. Note that the cycle time remains the same (10-ns min.), even if the inputs are bypassed.

Registers at the output are used to hold both state information and output data. These registers are also bypassable for maximum flexibility. Occasionally, an individual output cannot wait for the next clock edge. These outputs are sometimes called Mealy outputs, and can be created by bypassing the appropriate output register.

Since the CY7C258 and CY7C259 contain a 2K array, they each require 11 inputs. Each of these inputs can come from an input pin or from internal output register feedback. Eleven individually programmable address muxes allow the user to select the ratio of pin input and state feedback.

These devices have both an asynchronous output ($\overline{OE}$) and a synchronous chip select (CS). The CS input is polarity programmable and registered twice. Each of

DIP
Top View



C258-2

C258-1

Functional Description (continued)

the CS registers can be bypassed in the same manner as the address input and output registers.

A separately controllable INIT input is included for user resets. If INIT is sampled LOW on the rising edge of CLK, the user programmable initialization word will appear at the outputs after the next CLK cycle. Each of the INIT registers can be bypassed in the same manner as the address input and output registers.

The difference between the CY7C258 and CY7C259 is in the packaging. The CY7C258 has three different types of outputs. D₄ – D₀ are dedicated outputs that do not feed back to the input muxes. D₅ – D₇ appear on the output pins and are fed back to the input muxes. Finally, D₈ – D₁₅ are dedicated feedback lines that do not appear at the output pins. The dedicated feedback allows the CY7C258 to be packaged in 28-pin packages. The CY7C258 is available in 28-pin LCC, PLCC, and slim 300-mil DIP packages.


On the CY7C259, all 16 array outputs are available at the pins. Outputs D₄ – D₀ remain as dedicated outputs while D₅ – D₁₅ appear at the pins and are also fed back to the input muxes. This organization allows the user maximum flexibility in selecting the ratio of outputs to state feedback. The availability of state information at pins also improves testability. The CY7C259 is packaged in 44-pin LCC and PLCC packages.

Several third-party programmers feature support for PROMs as state machines, including Data I/O (ABEL), ISDATA (LOG/iC), and CUPL. The devices are also supported on the Cypress *Warp2* and *Warp3* development software.

The CY7C258 and CY7C259 offer the advantage of low power, superior performance, and programming yield. The EPROM cells allow for each memory location to be 100% tested, with each location being written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.


Pin Configurations (continued)

LCC/PLCC (Opaque Only)
Top View



C258-3

LCC/PLCC (Opaque Only)
Top View



C258-4

Selection Guide

	Commercial	Commercial and Military		Unit
	CY7C258-10 CY7C259-10	CY7C258-12 CY7C259-12	CY7C258-15 CY7C259-15	
Minimum Cycle Time	10	12	15	ns
Registered Input Set-Up/Hold ^[1]	2/2 or 5/0	3/3 or 7/0	4/4 or 8/1	ns
Bypassed Input Set-Up/Hold	10/0	12/0	15/0	ns
Clock-to-Output	8	9	11	ns

Note:

1. This parameter is programmable.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	-0.5V to +7.0V
DC Input Voltage	-3.0V to +7.0V
DC Program Voltage	13.0V
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V

Latch-Up Current	>200 mA
UV Exposure	7258 Wsec/cm ²

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Industrial ^[2]	-40°C to +85°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[4, 5]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -2 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8 mA		0.4	V
		V _{CC} = Min., I _{OL} = 6 mA		0.4	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs	2.0	6.0	V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs	-3.0	0.8	V
I _{Ix}	Input Load Current	GND ≤ V _{IN} ≤ V _{CC}	-10	+10	μA
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	-40	+40	μA
I _{OS}	Output Short Circuit Current ^[6]	V _{CC} = Max., V _{OUT} = GND	-20	-90	mA
I _{CC}	Active Current ^[7]	V _{CC} = Max., I _{OUT} = 0 mA		70	mA
		V _{CC} = Max., I _{OUT} = 0 mA		90	mA



Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF

Notes:

- Contact a Cypress representative for industrial temperature range specification.
- T_A is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- See Introduction to CMOS PROMs in this Data Book for general information on testing.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- Add 1 mA/MHz for AC power component.


AC Test Loads and Waveforms^[4]



C258-5

C258-6

Equivalent to: THÉVENIN EQUIVALENT




Switching Characteristics Over the Operating Range^[3, 4]

Parameter	Description	Commercial		Commercial and Military				Unit
		7C258–10 7C259–10		7C258–12 7C259–12		7C258–15 7C259–15		
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CP}	Clock Period	10		12		15		ns
t _{CH}	Clock HIGH	4		5		6.5		ns
t _{CL}	Clock LOW	4		5		6.5		ns
t _{AS} /t _{AH}	Register Input Set-Up/Hold	2/2 or 5/0		3/3 or 7/0		4/4 or 8/1		ns
t _{ABS}	Address Set-Up to CLK with Input Bypassed	10		12		15		ns
t _{ABH}	Address Hold from CLK with Input Bypassed	0		0		0		ns
t _{CSS} /t _{CSH}	Chip Select Set-Up/Hold	2/2 or 5/0		3/3 or 7/0		4/4 or 8/1		ns
t _{IPD}	Asynchronous INIT to Output Valid with Output Bypassed		21		21		25	ns
t _{CKO1}	Output CLK to Registered Output Valid		8		9		11	ns
t _{CKO2}	Output CLK to Output Valid with Output Bypassed		18		18		21	ns
t _{DH}	Data Hold from CLK	2		2		2		ns
t _{COV}	CLK to Output Valid ^[8]		8		9		11	ns
t _{COZ}	CLK to High Z Output ^[8]		8		9		11	ns
t _{CSV}	CS to Output Valid with Input Bypassed ^[8]		10		12		15	ns
t _{CSZ}	CS to High Z Output with Input Bypassed ^[8]		10		12		15	ns
t _{OEV}	OE to Output Valid ^[8]		8		9		11	ns
t _{OEZ}	OE to High Z Output ^[8]		8		9		11	ns
t _{IS} /t _{IH}	INIT Set-Up/Hold	2/2 or 5/0		3/3 or 7/0		4/4 or 8/1		ns
t _{IBS}	INIT Set-Up to CLK with Input Bypassed	10		12		15		ns
t _{IBH}	INIT Hold from CLK with Input Bypassed	0		0		0		ns
t _{PD}	Propagation Delay with Input and Output Bypassed		18		18		21	ns
t _{ICO}	CLK to Output Valid with Output Bypassed		18		18		21	ns
t _{IW}	Asynchronous INIT Pulse Width	10		12		15		ns
t _{IDV}	Asynchronous INIT to Data Valid		10		12		15	ns
t _{ICR}	Asynchronous INIT Recovery to Clock	10		12		15		ns

Note:

8. See Output Waveform—Measurement Level.


Output Waveform—Measurement Level



C258-7


Switching Waveforms

Registered Input and Output (combined with INIT)






C258-8

Bypassed Address and INIT Registers




C258-9

Switching Waveforms (continued)
Asynchronous INIT and OE

Single- and Double-Registered Chip Select

Bypassed Output Register^[9]

Note:


9. Even though the register is bypassed, INIT continues to set the output register (for feedback purposes).

Switching Waveforms

Bypassed Input and Output Register (CS and Address)


2

Asynchronous INIT and Bypassed Output Register^[10]






Note:
 10. Output registers configured as feedback to the array and bypassed with respect to the output.

Mode Table

Mode	LAT (7C258-CLK)	VPP (INIT)	PGM (CS)	VFY (OE)	D ₀ -D ₁₅ (259) D ₀ -D ₇ (258)
Latch High Byte	V _{IHP}	V _{PP}	V _{IHP}	V _{IHP}	V _{IHP} /V _{ILP}
Program Inhibit	V _{ILP}	V _{PP}	V _{IHP}	V _{IHP}	HI-Z
Program Enable	V _{ILP}	V _{PP}	V _{ILP}	V _{IHP}	V _{IHP} /V _{ILP}
Program Verify	V _{ILP}	V _{PP}	V _{IHP}	V _{ILP}	V _{OHP} /V _{OLP}

Programming Pinouts



Programming Information


This datasheet provides some but not all of the programming information necessary for on-board programming of the CY7C258 and CY7C259. For more information about on-board programming of Cypress PROMs contact your local Cypress Field Sales Engineer or Field Applications Engineer.

7C258 Bitmap^[11]

Programmer Address Decimal	Programmer Address Hex	Programmer Memory 7C258	Bit Breakdown													
			D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂
0	0	Data	Array Data													
.	.	.														
.	.	.														
.	.	.														
2047	7FF	Data														
2048	800	Address Register Select (1 = Bypassed Register)	A ₉	A ₈	A ₇	A ₆	A ₅	A ₂	A ₁	A ₀	A ₁₀	X	X	X	X	A ₄
2049	801	Array Input Select (1 = Feedback)	A ₉	A ₈	A ₇	A ₆	A ₅	A ₂	A ₁	A ₀	A ₁₀	X	X	X	X	A ₄
2050	802	Output Register Select (1 = Bypassed Register)	X	X	X	X	X	X	X	X	X	D ₇	D ₆	D ₅	D ₄	D ₃
2051	803	INIT WORD (1 = INIT Bit 1)	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂
2052	804	Architecture	X	X	X	X	X	X	X	X	X	SH	C ₁	C ₂	CP	IB










Note:

11. All configurable bits default to 0.



Programmer Address Decimal	Programmer Address Hex	Programmer Memory 7C259	Bit Breakdown
0	0	Data	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀
.	.	.	.
.	.	.	.
.	.	.	.
2047	7FF	Data	.
2048	800	Address Register Select (1 = Bypassed Register)	A ₁₀ A ₉ A ₈ A ₇ A ₆ A ₅ X X X X X A ₄ A ₃ A ₂ A ₁ A ₀
2049	801	Array Input Select (1 = Feedback)	A ₁₀ A ₉ A ₈ A ₇ A ₆ A ₅ X X X X X A ₄ A ₃ A ₂ A ₁ A ₀
2050	802	Output Register Select (1 = Bypassed Register)	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀
2051	803	INIT WORD (1 = INIT Bit 1)	D ₁₅ D ₁₄ D ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀
2052	804	Architecture	SH C ₁ C ₂ CP IB IA X X X X X X X X X X

Control Option	Control Word			Function
	Bit (258)	Bit (259)	Programmed level	
IA (INIT Async)	D ₂	D ₁₀	0 = Default 1 = Programmed	Synchronous INIT Asynchronous INIT
IB (INIT Bypass)	D ₃	D ₁₁	0 = Default 1 = Programmed	INIT Registered Bypass INIT Register
CP (CS Polarity)	D ₄	D ₁₂	0 = Default 1 = Programmed	CS Active LOW CS Active HIGH
C2 (CS Bypass) (Buried Register)	D ₅	D ₁₃	0 = Default 1 = Programmed	CS Input Registered Bypass CS Register
C1 (CS Bypass) (Input Register)	D ₆	D ₁₄	0 = Default 1 = Programmed	CS Input Registered Bypass CS Register
SH (Set-Up/Hold)	D ₇	D ₁₅	0 = Default 1 = Programmed	Set-Up/Hold = 2/2 ns Set-Up/Hold = 5/0 ns

Typical DC and AC Characteristics


Ordering Information^[12]

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C258-10HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial
	CY7C258-10JC	J64	28-Lead Plastic Leaded Chip Carrier	
	CY7C258-10PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C258-10WC	W22	28-Lead (300-Mil) Windowed CerDIP	
12	CY7C258-12HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial
	CY7C258-12JC	J64	28-Lead Plastic Leaded Chip Carrier	
	CY7C258-12PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C258-12WC	W22	28-Lead (300-Mil) Windowed CerDIP	
	CY7C258-12HMB	H64	28-Pin Windowed Leaded Chip Carrier	Military
	CY7C258-12LMB	L64	28-Square Leadless Chip Carrier	
	CY7C258-12QMB	Q64	28-Pin Windowed Leadless Chip Carrier	
	CY7C258-12WMB	W22	28-Lead (300-Mil) Windowed CerDIP	
15	CY7C258-15HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial
	CY7C258-15JC	J64	28-Lead Plastic Leaded Chip Carrier	
	CY7C258-15PC	P21	28-Lead (300-Mil) Molded DIP	
	CY7C258-15WC	W22	28-Lead (300-Mil) Windowed CerDIP	
	CY7C258-15HMB	H64	28-Pin Windowed Leaded Chip Carrier	Military
	CY7C258-15LMB	L64	28-Square Leadless Chip Carrier	
	CY7C258-15QMB	Q64	28-Pin Windowed Leadless Chip Carrier	
	CY7C258-15WMB	W22	28-Lead (300-Mil) Windowed CerDIP	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C259-10HC	H67	44-Pin Windowed Leaded Chip Carrier	Commercial
	CY7C259-10JC	J67	44-Lead Plastic Leaded Chip Carrier	
12	CY7C259-12HC	H67	44-Pin Windowed Leaded Chip Carrier	Commercial
	CY7C259-12JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C259-12HMB	H67	44-Pin Windowed Leaded Chip Carrier	Military
	CY7C259-12LMB	L67	44-Square Leadless Chip Carrier	
	CY7C259-12QMB	Q67	44-Pin Windowed Leadless Chip Carrier	
15	CY7C259-15HC	H67	44-Pin Windowed Leaded Chip Carrier	Commercial
	CY7C259-15JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C259-15HMB	H67	44-Pin Windowed Leaded Chip Carrier	Military
	CY7C259-15LMB	L67	44-Square Leadless Chip Carrier	
	CY7C259-15QMB	Q67	44-Pin Windowed Leadless Chip Carrier	

Note:

12. Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

**MILITARY SPECIFICATIONS**
Group A Subgroup Testing**DC Characteristics**

Parameter	Subgroups
V _{OH}	1, 2, 3,
V _{OL}	1, 2, 3,
V _{IH}	1, 2, 3,
V _{IL}	1, 2, 3,
I _{IX}	1, 2, 3,
I _{OZ}	1, 2, 3,
I _{CC}	1, 2, 3,

Switching Characteristics

Parameter	Subgroups
t _{CP}	7, 8, 9, 10, 11
t _{CH}	7, 8, 9, 10, 11
t _{CL}	7, 8, 9, 10, 11
t _{AS}	7, 8, 9, 10, 11
t _{ABS}	7, 8, 9, 10, 11
t _{CSS}	7, 8, 9, 10, 11
t _{CSH}	7, 8, 9, 10, 11
t _{IPD}	7, 8, 9, 10, 11
t _{CKO1}	7, 8, 9, 10, 11
t _{CKO2}	7, 8, 9, 10, 11
t _{DH}	7, 8, 9, 10, 11
t _{COV}	7, 8, 9, 10, 11
t _{CSV}	7, 8, 9, 10, 11
t _{OEV}	7, 8, 9, 10, 11
t _{JS}	7, 8, 9, 10, 11
t _{IH}	7, 8, 9, 10, 11
t _{IBS}	7, 8, 9, 10, 11
t _{JBH}	7, 8, 9, 10, 11
t _{PD}	7, 8, 9, 10, 11
t _{ICO}	7, 8, 9, 10, 11
t _{rw}	7, 8, 9, 10, 11
t _{IDV}	7, 8, 9, 10, 11
t _{ICR}	7, 8, 9, 10, 11

Document #: 38-00173-E