



CYPRESS
SEMICONDUCTOR

CY7C281
CY7C282

1K x 8 PROM

Features

- CMOS for optimum speed/power
- High speed
 - 30 ns (commercial)
 - 45 ns (military)
- Low power
 - 495 mW (commercial)
 - 660 mW (military)
- EPROM technology 100% programmable
- Slim 300-mil or standard 600-mil DIP or 28-pin LCC
- $5V \pm 10\%$ V_{CC} , commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs

- Capable of withstanding >1500V static discharge

Functional Description


The CY7C281 and CY7C282 are high-performance 1024-word by 8-bit CMOS PROMs. They are functionally identical, but are packaged in 300-mil and 600-mil-wide packages respectively. The CY7C281 is also available in a 28-pin leadless chip carrier. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C281 and CY7C282 are plug-in replacements for bipolar devices and offer the advantages of lower power, superior performance, and programming yield.



The EPROM cell requires only 13.5V for the super voltage, and low current requirements allow for gang programming. The EPROM cells allow each memory location to be tested 100% because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and AC specification limits.

Reading is accomplished by placing an active LOW signal on \overline{CS}_1 and \overline{CS}_2 , and active HIGH signals on CS_3 and CS_4 . The contents of the memory location addressed by the address lines ($A_0 - A_9$) will become available on the output lines ($O_0 - O_7$).

Logic Block Diagram



Pin Configurations



Selection Guide

		7C281-30 7C282-30	7C281-45 7C282-45
Maximum Access Time (ns)		30	45
Maximum Operating Current (mA)	Commercial	100	90
	Military		120


CY7C281
CY7C282

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C
Ambient Temperature with Power Applied	- 55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	- 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	- 0.5V to +7.0V
DC Input Voltage	- 3.0V to +7.0V
DC Program Voltage (Pins 18, 20)	14.0V

Static Discharge Voltage >1500V
(per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ±10%
Industrial ^[1]	- 40°C to +85°C	5V ±10%
Military ^[2]	- 55°C to +125°C	5V ±10%

Electrical Characteristics Over the Operating Range^[3, 4]

Parameter	Description	Test Conditions	7C281-30 7C282-30		7C281-45 7C282-45		Unit
			Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 16.0 mA		0.4		0.4	V
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs	2.0		2.0		V
V _{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs		0.8		0.8	V
I _{IX}	Input Current	GND ≤ V _{IN} ≤ V _{CC}	- 10	+10	- 10	+10	μA
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	- 40	+40	- 40	+40	μA
I _{OS}	Output Short Circuit Current ^[5]	V _{CC} = Max., V _{OUT} = GND	- 20	- 90	- 20	- 90	mA
I _{CC}	Power Supply Current ^[6]	V _{CC} = Max., I _{OUT} = 0 mA		Commercial		90	mA
				Military		120	
V _{PP}	Program Voltage		13	14	13	14	V
V _{IHP}	Program HIGH Voltage		3.0		3.0		V
V _{ILP}	Program LOW Voltage			0.4		0.4	V
I _{PP}	Program Supply Current			50		50	mA

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF

Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. T_A is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. See "Introduction to CMOS PROMs" in this Data Book for general information on testing.
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
6. Due to the design of the differential cell in this device, I_{CC} can only be accurately measured on a programmed array.



3

PROMS


CYPRESS
SEMICONDUCTOR

CY7C281

CY7C282


AC Test Loads and Waveforms^[4]

Equivalent to: THEVENIN EQUIVALENT



C281-6

Switching Waveforms



C281-7

Switching Characteristics Over the Operating Range^[2, 4]

Parameter	Description	7C281-30 7C282-30		7C281-45 7C282-45		Unit
		Min.	Max.	Min.	Max.	
t _{AA}	Address to Output Valid		30		45	ns
t _{HZCS}	Chip Select Inactive to High Z		20		25	ns
t _{ACS}	Chip Select Active to Output Valid		20		25	ns



CY7C281

CY7C282

Programming Information

Programming support is available from Cypress as well as from a number of third party software vendors. For detailed programming information, including a listing of software packages, please

see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

Mode	Pin Function ^[7]						
	Read or Output Disable	A ₉ - A ₀	CS ₄	CS ₃	CS ₂	CS ₁	O ₇ - O ₀
	Other	A ₉ - A ₀	PGM	V _{FY}	V _{PP}	CS ₁	D ₇ - D ₀
Read		A ₇ - A ₀	V _{IH}	V _{IH}	V _{IL}	V _{IL}	O ₇ - O ₀
Output Disable		A ₇ - A ₀	X	X	V _{IH}	X	High Z
Output Disable		A ₇ - A ₀	X	V _{IL}	X	X	High Z
Output Disable		A ₇ - A ₀	V _{IL}	X	X	X	High Z
Output Disable		A ₇ - A ₀	X	X	X	V _{IH}	High Z
Program		A ₇ - A ₀	V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	D ₇ - D ₀
Program Verify		A ₇ - A ₀	V _{IHP}	V _{ILP}	V _{PP}	V _{ILP}	O ₇ - O ₀
Program Inhibit		A ₇ - A ₀	V _{IHP}	V _{IHP}	V _{PP}	V _{ILP}	High Z
Intelligent Program		A ₇ - A ₀	V _{ILP}	V _{IHP}	V _{PP}	V _{ILP}	D ₇ - D ₀
Blank Check Ones		A ₇ - A ₀	V _{PP}	V _{ILP}	V _{ILP}	V _{ILP}	Ones
Blank Check Zeros		A ₇ - A ₀	V _{PP}	V _{IHP}	V _{ILP}	V _{ILP}	Zeros

Note:

7. X = "don't care" but not to exceed V_{CC} ±5%.











Figure 1. Programming Pinouts



CY7C281
CY7C282

Typical DC and AC Characteristics



C281-10


CY7C281
CY7C282

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
30	CY7C281-30DC	D14	24-Lead (300-Mil) CerDIP	Commercial
	CY7C281-30JC	J64	28-Lead Plastic Leaded Chip Carrier	
	CY7C281-30PC	P13	24-Lead (300-Mil) Molded DIP	
45	CY7C281-45DC	D14	24-Lead (300-Mil) CerDIP	Commercial
	CY7C281-45JC	J64	28-Lead Plastic Leaded Chip Carrier	
	CY7C281-45PC	P13	24-Lead (300-Mil) Molded DIP	
	CY7C281-45DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C281-45KMB	K73	24-Lead Rectangular Cerpack	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
	CY7C282-30PC	P11	24-Lead (600-Mil) Molded DIP	Commercial
	CY7C282-45PC	P11	24-Lead (600-Mil) Molded DIP	
	CY7C282-45DMB	D12	24-Lead (600-Mil) CerDIP	Military

MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3

SMD Cross Reference

SMD Number	Suffix	Cypress Number
5962-87651	01JX	CY7C282-45DMB
5962-87651	01KX	CY7C281-45KMB
5962-87651	01LX	CY7C281-45DMB
5962-87651	013X	CY7C281-45LMB

Switching Characteristics

Parameter	Subgroups
t _{AA}	7, 8, 9, 10, 11
t _{ACS}	7, 8, 9, 10, 11

Document #: 38-00006-F

3
PROMs

CYPRESS
SEMICONDUCTOR

T-90-20

PLCC and CLCC Packaging for High-Speed Parts

The semiconductor industry is constantly searching for package options that enhance the capabilities of high-performance devices. For fast device performance with minimal ground bounce, electrical characteristics must include low inductance and capacitance from external pin to die bond-wire pad. A package should also furnish good thermal characteristics for reliability over extended temperature ranges.

Other major properties sought after are low cost, as well as standardized outline/pin configurations for compatibility, ease of manufacturing, and handling throughput. The package must also work with surface mount technology and have a small footprint to save board space.

The package that best meets all these requirements is the PLCC (plastic leaded chip carrier). In the past, utilization of PLCCs was not practical for high-power, bipolar devices. However, the advent of low-power bipolar and BiCMOS ECL-compatible SRAMs and PLDs now provides the opportunity for high-volume usage. As manufacturers switch from bipolar to BiCMOS, the lower power dissipation of high-density ECL SRAMs and complex PLDs promise to give PLCC packages a bright future. For military applications and extended temperature environments or for devices with higher power dissipation, you can substitute the CLCC (ceramic leaded chip carrier).

The PLCC has many desirable qualities:

- Suitable for surface mounting with J-type leads
- Small footprint to save board space
- Low inductance and capacitance for high speed with little ground-bounce
- Good thermal characteristics for reliability over temperature range
- Ease of manufacturing and handling for production throughput
- Low cost compared to Cerdip, flatpack, LCC
- Standard package outline and pin-configuration compatibility

The PLCC's J-type surface-mount leads have the advantage over gull-wing leads, which are susceptible to

fatigue. J leads also enhance handling ease in test and burn-in fixtures. The PLCC's 1-pF capacitance compares favorably with the 3 and 6 pF for plastic DIPs and Cerdips, and inductance is equally impressive: 2 nH versus 6 and 11 nH for plastic DIP and Cerdip. Unlike flatpacks, PLCCs are available in standard tooling. PLCCs come in a variety of pin configurations, from 18 to over 200 pins, versus a maximum of 40 pins for plastic DIPs.

The Ceramic Leaded Chip Carrier

For high-temperature environments and high-power devices, you can make use of the ceramic leaded chip carrier (CLCC, Y package), which can also be surface mounted. The Y package has the same footprint and J leads as the PLCC (*Figure 1*) and works well for the faster PLDs and SRAMs.

If you do not know system temperature in the early stages of a design, you can substitute the Y package for the PLCC and vice versa, so long as the device's die junction temperature does not exceed 150°C. The Y package is slightly more expensive than the PLCC, but with a thermal resistance from junction to ambient (θ_{JA}) of 35°C/W at 500 LFPM, the Y package can dissipate heat more efficiently.

Reliability


Cypress's bipolar and BiCMOS products in PLCC and CLCC packages go through extensive burn-in and testing at elevated temperature to guarantee package integrity. Cypress strongly recommends 500-LFPM system forced air flow but guarantees reliability in systems with or without the flow if the ambient air does not cause the junction temperature (T_J) to exceed 150°C.

The PLCC's θ_{JA} is approximately 45°C/W. The SRAMs have power dissipation that ranges from 780 mW max for the CY100E422L-5 up to 1097 mW max for the CY10E474L-5. This dissipation results in junction temperature rises from 35 to 49°C. The 16P4-type PLD (CY100E302L-6) has a temperature rise of 39°C, and the



28-Lead Plastic Leaded Chip Carrier J64

T-90-20



28-Pin Ceramic Leaded Chip Carrier Y64




Figure 1. Diagrams of 28-Lead Chip Carriers



16P8-type PLD (CY10E301L-6) has a temperature rise of 47°C. The CLCC package's Θ_{JA} equals 35°C/W for temperature rises of up to 55°C (CY10E474-3).

Finding Chip-Level Junction Temperature

The following relationship determines chip-level junction temperature for the PLCC package:

$$T_J = \Delta T + T_A$$

where

$$\Delta T = P_D \times \Theta_{JA}$$

and

$$\Theta_{JA} = \Theta_{JC} + \Theta_{CS} + \Theta_{SA}$$

To calculate worst case junction temperature (T_J) use maximum supply V_{EE} and I_{EE} for power dissipation and maximum T_A for the temperature range of interest. For the 10K/10KH CY10E301L in a PLCC, for example, device $I_{EE} = 170$ mA max and $V_{EE} = 5.46$ V max for $P_D = 928$ mW. Add 15 mW per output for a total output $P_D = 120$ mW. Therefore, the total $P_D = 1048$ mW.

For a PLCC, $\Theta_{JA} = 45^\circ\text{C/W}$ at 500 LFPM, and $\Theta_{JA} = 64^\circ\text{C/W}$ for still air.

For a CLCC, $\Theta_{JA} = 35^\circ\text{C/W}$ at 500 LFPM, and $\Theta_{JA} = 54^\circ\text{C/W}$ for still air.

Because

$$T_J = \text{total } P_D \times \Theta_{JA} + T_A$$

and

$T_A = 75^\circ\text{C}$ worst-case commercial temperature range, for the PLCC:

$$T_J = (1.048 \text{ W})(45^\circ\text{C/W}) + 75^\circ\text{C} = 122^\circ\text{C at 500 LFPM}$$

$$T_J = (1.048 \text{ W})(64^\circ\text{C/W}) + 75^\circ\text{C} = 142^\circ\text{C in still air}$$

This calculation is for absolute worst-case data sheet conditions. The burn-in temperature used by Cypress (T_J) is much higher than the device will ever see in a system. Note that *most systems will not run at worst case due to guard-banding*. For this reason, use $V_{EENOM} = 5.2$ V or 4.5 V and $I_{EENOM} = (I_{EEMAX})(85\%)$ for nominal-condition calculations.

Real-World Values

Obviously, most systems do not operate at the worst-case conditions. Therefore, Figures 2 through 5 show graphs over different operating conditions to determine failures in time (FITs) and mean time between failure (MTBF) for a typical system or in a worst-case scenario.

The graphs are based on a linear method of interpreting the failures observed at burn-in and indicate the long-term reliability of Cypress devices. You can use the graphs to determine MTBF and FITs for any Cypress device in any package after calculating the appropriate ΔT .

The X-axis on the graphs indicates junction temperature. These values are determined by adding the ΔT to ambient temperature, as described earlier. As an example, Figures 2 and 3 note the following critical points for a CY10E301L ECL PLD under three different operating conditions:

- Point A — 10K/10KH typical data sheet conditions: 25°C ambient, nominal V_{EE} and I_{EE} , 50Ω loads, 500 LFPM air flow, $T_J = 64^\circ\text{C}$, FITs = 7, MTBF = 18,000 yrs.
- Point B — 10K/10KH typical operating conditions: 55°C ambient, nominal V_{EE} and I_{EE} , 50Ω loads, 500 LFPM air flow, $T_J = 94^\circ\text{C}$, FITs = 45, MTBF = 2800 yrs.
- Point C — 10K/10KH absolute worst-case conditions: 75°C ambient, 5.46 V max and 170 mA max, 50Ω loads, 500 LFPM air flow, $T_J = 122^\circ\text{C}$, FITs = 225, MTBF = 525 yrs.

The activation energy used for the MTBF and FITs information is 0.7 eV. This is an average number for die-surface-related defects, such as metal and oxide pinholes, etc., but is very conservative for silicon defects or mechanical interfaces to packages. The number is usually 1.0 eV. A small change here results in a significant change in MTBF or FITs. A change to 0.8 eV equates to a 33% reduction in FITs rate or a 50% increase in MTBF.

The Packages of Choice

The PLCC and CLCC are accepted as the packages of choice by many manufacturers of high-speed devices. Motorola Semiconductor uses the PLCC as the only package for the company's very high speed ECL_{INPS} ECL logic family, which stands for "ECL in picoseconds" and is pronounced "eclipse." This family has set-up times and propagation delays in the sub-nanosecond range, with power dissipation of over 1W. Fully compatible with Cypress SRAMs and PLDs, the ECL_{INPS} family includes many 10K, 10KH, and 100K standard logic gates, building blocks, and transceivers.


ECL PLD FITs vs. T_j 

Figure 2. Failures in Time vs Junction Temperature


ECL PLD MTBF vs. T_j 

Figure 3. Mean Time Between Failures vs Junction Temp.


ECL SRAM FITs vs. T_j 

Figure 4. Failures in Time vs Junction Temperature


ECL SRAM MTBF vs. T_j 

Figure 5. Mean Time Between Failure vs Junction Temp.