

192-Macrocell MAX® EPLD

Features

- 192 macrocells in 12 LABs
- 8 dedicated inputs, 64 bidirectional I/O pin
- 0.8-micron double-metal CMOS EPROM technology
- Programmable interconnect array
- · 384 expander product terms
- Available in 84-pin HLCC, PLCC, and PGA packages

Functional Description

The CY7C341 is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX architecture is 100% user-configurable, allowing the devices to accommodate a variety of independent logic functions.

The 192 macrocells in the CY7C341 are divided into 12 Logic Array Blocks (LABs), 16 per LAB. There are 384 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.

The speed and density of the CY7C341 allows them to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips. With greater than 37 times the functionality of 20-pin PLDs, the CY7C341 allows the replacement of over 75 TTL devices. By replacing large amounts of logic, the CY7C341 reduces board space and part count, and increases system reliability.

Each LAB contains 16 macrocells. In LABs A, F, G, and L, 8 macrocells are connected to I/O pins and 8 are buried, while for LABs B, C, D, E, H, I, J, and K, 4 macrocells are connected to I/O pins and 12 are buried. Moreover, in addition to the I/O and buried macrocells, there are 32 single product term logic expanders in each LAB. Their use greatly enhances the capability of the macrocells without increasing the number of product terms in each macrocell.

Logic Array Blocks

There are 12 logic array blocks in the CY7C341. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.

Externally, the CY7C341 provides 8 dedicated inputs, one of which may be used as a system clock. There are 64 I/O pins that may be individually configured for input, output, or bidirectional data flow.

Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.

Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

Timing Delays

Timing delays within the CY7C341 may be easily determined using *Warp*[™], *Warp* Professional[™], or *Warp* Enterprise[™] software. The CY7C341 has fixed internal delays, allowing the user to determine the worst case timing delays for any design.

Design Recommendations

For proper operation, input and output pins must be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq V_{CC}. Unused inputs must always be tied to an appropriate logic level (either V_{CC} or GND). Each set of V_{CC} and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 μF must be connected between V_{CC} and GND. For the most effective decoupling, each V_{CC} pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

Design Security

The CY7C341 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

MAX is a registered trademark of Altera Corporation.

Warp, Warp Professional, and Warp Enterprise are trademarks of Cypress Semiconductor Corporation.




Selection Guide

		7C341-25	7C341-30	7C341-35
Maximum Access Time	(ns)	25	30	35
Maximum Operating		380	380	380
Current (mA)	Industrial	480	480	480
	Military	480	480	480
Maximum Standby	Commercial	360	360	360
Current (mA)	Industrial	435	435	435
	Military	435	435	435




Logic Block Diagram





Pin Configurations



Design Security (continued)

The CY7C341 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.




Figure 1. CY7C341 Internal Timing Model



Maximum Ratings

(Above which the useful life may be impalines, not tested.)	aired. For user guide
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
Maximum Junction Temperature (Under Bias)	150°C
Supply Voltage to Ground Potential	2.0V to +7.0V
Maximum Power Dissipation	2500 mW
DC V _{CC} or GND Current	500 mA
DC Output Current, per Pin	–25 mA to +25 mA

DC Input Voltage ^[1]	3.0V to +7.0V
DC Program Voltage	13.0V
Static Discharge Voltage(per MIL-STD-883, method 3015)	>1100V

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	5V ± 5%
Industrial	-40°C to +85°C	5V ± 10%
Military	−55°C to +125°C (Case)	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

Parameter	Description	Test Conditions	6	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8 mA$			0.45	V
V _{IH}	Input HIGH Level			2.2	V _{CC} +0.3	V
V _{IL}	Input LOW Level			-0.3	0.8	V
I _{IX}	Input Current	$GND \leq V_{IN} \leq V_{CC}$		-10	+10	μΑ
I _{OZ}	Output Leakage Current	$V_O = V_{CC}$ or GND		-40	+40	μΑ
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND^{[3, 4]}$		-30	-90	mA
I _{CC1}	Power Supply	V _I = V _{CC} or GND	Com'l		360	mA
	Current (Standby)	(No Load)	Mil/Ind		435	mA
I _{CC2}	Power Supply	$V_1 = V_{CC}$ or GND (No Load) $f = 1.0 \text{ MHz}^{[3, 5]}$	Com'l		380	mA
	Current ^[5]	f = 1.0 MHz ^[3, 5] Mil/Ind			480	mA
t _R (Recommended)	Input Rise Time				100	ns
t _F (Recommended)	Input Fall Time				100	ns

Capacitance^[6]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	20	pF

Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Typical values are for $T_A = 25$ °C and $V_{CC} = 5$ V.

Guaranteed but not 100% tested.

Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT} = 0.5$ V has been chosen to avoid test problems caused by tester ground degradation.


5. This parameter is measured with device programmed as a 16-bit counter in each LAB and is tested periodically by sampling production material.

6. Part (a) in AC Test Load and Waveforms is used for all parameters except t_{ER} and t_{XZ}, which is used for part (b) in AC Test Load and Waveforms. All external timing

parameters are measured referenced to external pins of the device.



AC Test Loads and Waveforms



External Synchronous Switching Characteristics Over the Operating Range^[6]

			7C3	41-25	7C3	41-30	7C341-35		
Parameter	Description		Min.	Max	Min.	Max	Min.	Max	Unit
t _{PD1}	Dedicated Input to Combinatorial	Com'l		25		30		35	ns
	Output Delay ^[7]	Mil		25		30		35	
t _{PD2}	I/O Input to Combinatorial	Com'l		40		45		55	ns
	Output Delay ^[8]	Mil		40		45		55	
t _{PD3}	Dedicated Input to Combinatorial	Com'l		37		44		55	ns
	Output Delay with Expander Delay ^[9]	Mil		37		44		55	
t _{PD4}	I/O Input to Combinatorial Output	Com'l		52		59		75	ns
	Delay with Expander Delay ^[3, 10]	Mil		52		59		75	1
t _{EA}	A Input to Output Enable Delay ^[3, 7]	Com'l		25		30		35	ns
		Mil		25		30		35	
t _{ER}	Input to Output Disable Delay ^[6]	Com'l		25		30		35	ns
		Mil		25		30		35	
t _{CO1}	Synchronous Clock Input to	Com'l		14		16		20	ns
	Output Delay	Mil		14		16		20	
t _{CO2}	Synchronous Clock to Local	Com'l		30		35		42	ns
	Feedback to Combinatorial Output ^[3, 11]	Mil		30		35		42	
t _{S1}	Dedicated Input or Feedback Set-up	Com'l	15		20		25		ns
	Time to Synchronous Clock Output ^[6, 12]	Mil	15		20		25		
t _{S2}	I/O Input Set-up Time to Synchronous Clock Input ^[8]	Com'l	30		39		45		ns
	Synchronous Clock Input ^{loj}	Mil	30		39		45		

Notes:

- This specification is a measure of the delay from input signal applied to a dedicated input to combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function. When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic. If an input signal is applied to an I/O pin an additional delay equal to t_{PIA} should be added to the comparable delay for a dedicated input. If expanders are used, add the maximum expander delay t_{EXP} to the overall delay for the comparable delay without expanders.
- This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used 8. to form the logic function.
- This specification is a measure of the delay from an input signal applied to a dedicated input to combinatorial output on any output pin. This delay assumes
- This specification is a measure of the delay from an input signal applied to a declicated input to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic functions and includes the worst-case expander logic delay for one pass through the expander logic. This specification is a measure of the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.

 This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB.
- This parameter is tested periodically by sampling production material.

 12. If data is applied to an I/O input for capture by a macrocell register, the I/O pin set-up time minimums should be observed. These parameters are t_{S2} for
- synchronous operation and $t_{\mbox{\sc AS2}}$ for asynchronous operation.



External Synchronous Switching Characteristics Over the Operating Range^[6] (continued)

			7C3	41-25	7C34	41-30	7C341-35		
Parameter	Description		Min.	Max	Min.	Max	Min.	Max	Unit
t _H	Input Hold Time from	Com'l	0		0		0		ns
	Synchronous Clock Input ^[6]	Mil	0		0		0		
t _{WH}	Synchronous Clock Input	Com'l	8		10		12.5		ns
	High Time	Mil	8		10		12.5		
t _{WL}	Synchronous Clock Input	Com'l	8		10		12.5		ns
	Low Time	Mil	8		10		12.5		
t _{RW}	Asynchronous Clear Width ^[3, 6]	Com'l	25		30		35		ns
		Mil	25		30		35		
t _{RO}	Asynchronous Clear to	Com'l		25		30		35	ns
	Registered Output Delay ^[5]	Mil		25		30		35	
t _{RR}	Asynchronous Clear Recovery ^[3, 7]	Com'l	25		30		35		ns
		Mil	25		30		35		
t _{PW}	Asynchronous Preset Width ^[3, 6]	Com'l	25		30		35		ns
		Mil	25		30		35		
t _{PR}	Time ^[3, 6]	Com'l	25		30		35		ns
		Mil	25		30		35		
t _{PO}	Asynchronous Preset to	Com'l		25		30		35	ns
	Registered Output Delay ^[6]	Mil		25		30		35	
t _{CF}	Synchronous Clock to Local	Com'l		3		3		5	ns
	Feedback Input ^[3, 13]	Mil		3		3		5	
t _P	External Synchronous Clock Period	Com'l	16		20		25		ns
	(1/f _{MAX3}) ^[3]	Mil	16		20		25		
f _{MAX1}	External Feedback Maximum	Com'l	34.5		27.7		22.2		MHz
	Frequency $(1/(t_{CO1} + t_{S1}))^{[3, 14]}$	Mil	34.5		27.7		22.2		
f _{MAX2}	Internal Local Feedback Maximum	Com'l	55.5		43		33		MHz
	Frequency, lesser of $(1/(t_{S1} + t_{CF}))$ or $(1/t_{CO1})^{[3, 15]}$	Mil	55.5		43		33		
f _{MAX3}	Data Path Maximum Frequency, least	Com'l	62.5		50		40.0		MHz
-	of $1/(t_{WL} + t_{WH})$, $1/(t_{S1} + t_{H})$, or $(1/t_{CO1})^{[3]}$, 16]	Mil	62.5		50		40.0		
f _{MAX4}	Maximum Register Toggle Frequency (1/(t _{WL} + t _{WH})) ^[3, 17]	Com'l	62.5		50		40.0		MHz
	$(1/(t_{WL} + t_{WH}))^{l,3,1/j}$	Mil	62.5		50		40.0		1
t _{OH}	Output Data Stable Time from Synchronous Clock Input ^[3, 18]	Com'l	3		3		3		ns
	chronous Clock Input ^[3, 18]	Mil	3	İ	3		3		1

Notes:

- This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, t_{S1}, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
 This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs. All feedback is assumed to be local originating within the same LAB.
- LAB.
- 15. This specification indicates the guaranteed maximum frequency at which a state machine, with internal-only feedback, can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t_{CO1}.
- This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes data input signals are applied to dedicated input pins and no expander logic is used. If any of the data inputs are I/O pins, t_{S2} is the appropriate t_S for calculation.
- 17. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycle by a clock signal applied to the dedicated clock input pin.
 18. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.



External Synchronous Switching Characteristics Over the Operating Range^[6] (continued)

			7C3	41-25	7C34	41-30	7C341-35		
Parameter	Description		Min.	Max	Min.	Max	Min.	Max	Unit
t _{ACO1}	Dedicated Asynchronous Clock Input	Com'l		25		30		35	ns
	to Output Delay ^[6]	Mil		25		30		35	
t _{ACO2}	Asynchronous Clock Input to Local	Com'l		40		46		55	ns
	Feedback to Combinatorial Output ^[19]	Mil		40		46		55	
t _{AS1}	Dedicated Input or Feedback Set-up	Com'l	5		6		8		ns
	Time to Asynchronous Clock Input ^[6]	Mil	5		6		8		
t _{AS2}	I/O Input Set-Up Time to	Com'l	20		27		30		ns
	Asynchronous Clock Input ^[6]	Mil	20		27		30		
t _{AH}	Input Hold Time from	Com'l	6		8		10		ns
	Asynchronous Clock Input ^[6]	Mil	6		8		10		
t _{AWH}	Asynchronous Clock Input HIGH Time ^[6]	Com'l	11		14		16		ns
	HIGH Time ^[0]		11		14		16		
t _{AWL}	Asynchronous Clock Input LOW Time ^[6, 20]	Com'l	9		11		14		ns
		Mil	9		11		14		
t _{ACF}	Asynchronous Clock to	Com'l		15		18		22	ns
	Local Feedback Input ^[21]	Mil		15		18		22	
t _{AP}	External Asynchronous	Com'l	20		25		30		ns
	Clock Period (1/f _{MAX4})	Mil	20		25		30		
f _{MAXA1}	External Feedback Maximum Fre-	Com'l	33.3		27		23		MHz
	quency in Asynchronous Mode 1/(t _{ACO1} + t _{AS1}) ^[22]	Mil	33.3		27		23		
f _{MAXA2}	Maximum Internal	Com'l	50		40		33.3		MHz
	Asynchronous Frequency ^[23]	Mil	50		40		33.3		
f _{MAXA3}	Data Path Maximum Frequency in Asynchronous Mode ^[24]	Com'l	40		33.3		28.5		MHz
	Asynchronous Mode ^[24]		40		33.3		28.5		
f _{MAXA4}	Maximum Asynchronous Register	Com'l	50		40		33.3		MHz
	Toggle Frequency 1/(t _{AWH} + t _{AWL}) ^[25]	Mil	50		40		33.3		
t _{AOH}	Output Data Stable Time from Asyn-	Com'l	15		15		15		ns
	chronous Clock Input ^[26]	Mil	15		15		15		

Notes

- 19. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to the dedicated clock input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
- This parameter is measured with a positive-edge-triggered clock at the register. For negative-edge triggering, the t_{AWH} and t_{AWL} parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, t_{AWH} should be used for both t_{AWH} and t_{AWL}.
 This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay
- 21. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register set-up time, t_{AS1}, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, and assumes there is no expander logic in the clock path and the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
- periodically by sampling production material.

 22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs, and that no expander logic is employed in the clock signal path or data path.
- 23. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. This parameter is determined by the lesser of (1/t_{ACF} + t_{AS1})) or (1/(t_{AWH} +t_{AWL})). If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t_{ACO1}.
 24. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined
- 24. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of 1/(t_{AWH} + t_{AWL}), 1/(t_{AS1} + t_{AH}) or 1/t_{ACO1}. It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
- 25. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
- by a clock signal applied to an external dedicated input pin.This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input applied to an external dedicated input pin.



$\textbf{Internal Switching Characteristics} \ \ \text{Over the Operating Range}^{[2]}$

			7C3	41-25	7C3	41-30	7C34	41-35	
Parameter	Description		Min.	Max	Min.	Max	Min.	Max	Unit
t _{IN}	Dedicated Input Pad and	Com'l		5		7		9	ns
	Buffer Delay	Mil		5		7		9	
t _{IO}	I/O Input Pad and Buffer Delay	Com'l		6		6		9	ns
		Mil		6		6		9	
t _{EXP}	Expander Array Delay	Com'l		12		14		20	ns
		Mil		12		14		20	
t _{LAD}	Logic Array Data Delay	Com'l		12		14		16	ns
		Mil		12		14		16	
t _{LAC}	Logic Array Control Delay	Com'l		10		12		13	ns
		Mil		10		12		13	<u> </u>
t _{OD}	Output Buffer and Pad Delay	Com'l		5		5		6	ns
		Mil		5		5		6	<u> </u>
t _{ZX}	Output Buffer Enable Delay ^[27]	Com'l		10		11		13	ns
		Mil		10		11		13	<u> </u>
t _{XZ}	Output Buffer Disable Delay	Com'l		10		11		13	ns
		Mil		10		11		13	
t _{RSU}	Register Set-Up Time Relative to	Com'l	6		8		10		ns
	Clock Signal at Register	Mil	6		8		10		
t _{RH}	Register Hold Time Relative to Clock Signal at Register	Com'l	6		8		10		ns
		Mil	6		8		10		
t _{LATCH}	Flow-Through Latch Delay	Com'l		3		4		4	ns
		Mil		3		4		4	
t _{RD}	Register Delay	Com'l		1		2		2	ns
		Mil		1		2		2	
t _{COMB}	Transparent Mode Delay ^[28]	Com'l		3		4		4	ns
		Mil		3		4		4	
t _{CH}	Clock High Time	Com'l	8		10		12.5		ns
		Mil	8		10		12.5		
t _{CL}	Clock Low Time	Com'l	8		10		12.5		ns
		Mil	8		10		12.5		
t _{IC}	Asynchronous Clock Logic Delay	Com'l		14		16		18	ns
		Mil		14		16		18	
t _{ICS}	Synchronous Clock Delay	Com'l		2		2		3	ns
		Mil		2		2		3	
t _{FD}	Feedback Delay	Com'l		1		1		2	ns
		Mil		1		1		2	
t _{PRE}	Asynchronous Register Preset	Com'l		5		6		7	ns
	Time	Mil		5		6		7	†
t _{CLR}	Asynchronous Register Clear	Com'l		5		6		7	ns
	Time	Mil		5		6		7	



Internal Switching Characteristics Over the Operating Range^[2] (continued)


				41-25	7C341-30		7C341-35		
Parameter	Description		Min.	Max	Min.	Max	Min.	Max	Unit
t _{PCW}	Asynchronous Preset and Clear	Com'l	5		6		7		ns
Pulse Width	Pulse Width	Mil	5		6		7		
t _{PCR}	Asynchronous Preset and Clear	Com'l	5		6		7		ns
	Recovery Time	Mil	5		6		7		
t _{PIA}	Programmable Interconnect	Com'l		14		16		20	ns
	Array Delay	Mil				16		20	

Notes:


27. Sample tested only for an output change of 500 mV.28. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.

Switching Waveforms

External Combinatorial




External Synchronous






Switching Waveforms (continued)

External Asynchronous




Internal Combinatorial






Switching Waveforms (continued)


Internal Asynchronous



Internal Synchronous



Internal Synchronous





Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
25	CY7C341-25HC/HI	H84	84-Lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C341-25JC/JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C341-25RC/RI	R84	84-Lead Windowed Pin Grid Array	
30	CY7C341-30HC/HI	H84	84-Lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C341-30JC/JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C341-30RC/RI	R84	84-Lead Windowed Pin Grid Array	
	CY7C341-30HMB	H84	84-Lead Windowed Leaded Chip Carrier	Military
	CY7C341-30RMB	R84	84-Lead Windowed Pin Grid Array	
35	CY7C341-35HC/HI	H84	84-Lead Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C341-35JC/JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C341-35RC/RI	R84	84-Lead Windowed Pin Grid Array	
	CY7C341-35HMB	H84	84-Lead Windowed Leaded Chip Carrier	Military
	CY7C341-35RMB	R84	84-Lead Windowed Pin Grid Array	

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC1}	1, 2, 3

Switching Characteristics


Parameter	Subgroups
t _{PD1}	7, 8, 9, 10, 11
t _{PD2}	7, 8, 9, 10, 11
t _{PD3}	7, 8, 9, 10, 11
t _{CO1}	7, 8, 9, 10, 11
t _{S1}	7, 8, 9, 10, 11
t _H	7, 8, 9, 10, 11
t _{ACO1}	7, 8, 9, 10, 11
t _{ACO2}	7, 8, 9, 10, 11
t _{AS1}	7, 8, 9, 10, 11
t _{AH}	7, 8, 9, 10, 11

Document #: 38-00499-B



Package Diagrams


84-Leaded Windowed Leaded Chip Carrier H84






Package Diagrams (continued)

84-Lead Plastic Leaded Chip Carrier J83



84-Lead Windowed Pin Grid Array R84



[©] Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.